



Libraries and Learning Services

University of Auckland Research Repository, ResearchSpace

Version

This is the Accepted Manuscript version. This version is defined in the NISO recommended practice RP-8-2008 <http://www.niso.org/publications/rp/>

Suggested Reference

Sinha, R., Roop, P. S., Shaw, G., Salcic, Z., & Kuo, M. M. Y. (2016). Hierarchical and Concurrent ECCs for IEC 61499 Function Blocks. *IEEE Transactions on Industrial Informatics*, 12(1), 59-68. doi: [10.1109/TII.2015.2496262](https://doi.org/10.1109/TII.2015.2496262)

Copyright

Items in ResearchSpace are protected by copyright, with all rights reserved, unless otherwise indicated. Previously published items are made available in accordance with the copyright policy of the publisher.

© 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

http://www.ieee.org/publications_standards/publications/rights/rights_policies.html

<https://researchspace.auckland.ac.nz/docs/uoa-docs/rights.htm>

Hierarchical and Concurrent ECCs for IEC 61499 Function Blocks

Roopak Sinha, *Member, IEEE*, Partha S. Roop, *Member, IEEE*, Gareth Shaw, Zoran Salcic, *Senior Member, IEEE*, and Matthew M. Y. Kuo

Abstract—IEC 61499 enables component-oriented descriptions of complex industrial processes facilitating model-driven engineering. One aspect that is lacking, however, is the ability to directly express Statecharts-like hierarchy and concurrency within basic function blocks (BFBs). Such features can significantly enhance function blocks and help create more succinct and readable specifications. We propose a new syntactic extension to the standard called hierarchical and concurrent execution control chart (HCECC). A major roadblock for any suggested changes to the standard is the need for compliance. Our approach extends the synchronous execution semantics of IEC 61499, where HCECCs are purely syntactic sugar. Using a revised synchronous semantics, our compiler generates standard compliant C code from HCECCs. Benchmarking and usability studies reveal the relative superiority of the proposed approach over existing approaches.

Index Terms—Execution semantics, hierarchical state machines, IEEE 61499, parallel execution, statecharts.

I. INTRODUCTION

THE INCREASING size and complexity of industrial control systems have motivated the development of new design paradigms to aid system designers. The IEC 61499 standard [1], [2] proposes component-oriented models called function blocks for developing distributed control systems. A function block describes both control and data flow within a single module. By providing a graphical specification framework, the standard simplifies system design with a top-down approach and encourages the reuse of function blocks.

The unit of execution in IEC 61499 is a basic function block (BFB), which executes a finite state machine (FSM) known as an execution control chart (ECC) that describes the control flow of the block. ECCs are flat Moore-machines that allow modeling of only sequential behaviors. Therefore, a basic block cannot model concurrent behaviors. In addition, ECCs do not allow users to separate high-level behavior such as initialization

and error handling of a block. As a result, more states and transitions are required to describe the same behavior compared to other graphical formalisms.

The standard also provides CFBs that are networks of interconnected function block instances. Networks model concurrency and structural hierarchy that basic blocks cannot handle efficiently. However, networks can easily get very complex, making them difficult to design, understand, and maintain. Moreover, in networks containing many function block instances, a significant amount of execution time is required for the flow of events and data between instances. Not only do such complex networks require a long time to design manually, network behavior becomes nonobvious and there is a higher chance of software bugs.

This issue has been noted in Annex E.1 of the IEC 61499 draft standard [3] as well as recent scholarly work [2], [4]. These works highlight the urgent need to introduce statecharts-like [5] hierarchy and parallelism within basic blocks. Statecharts are extensions of FSMs that allow a single FSM to contain concurrent or parallel as well hierarchical or refined behaviors. Statecharts have found popular use in the design of distributed control software [6]. Unfortunately, statecharts semantics [4] are incompatible with the IEC 61499 standard (e.g., it does not handle data flow modeling, unlike IEC 61499), and currently no extension of BFBs to model Statecharts exists.

This paper proposes the first Statecharts-like extensions of IEC 61499 called hierarchical and concurrent ECCs (HCECCs), which allow explicit modeling of hierarchy and concurrency within a BFB using two operators: 1) parallel; and 2) refinement. Any nesting of these operators can be resolved to a standard CFB, making HCECCs completely compliant to the standard. A synchronous execution semantics [7], [8] for HCECCs is proposed, which allows a complete deterministic execution of HCECCs as well as standard function blocks. The main contributions of this paper are formalizing IEC 61499 function blocks syntax and presenting a simplified synchronous semantics for the execution of function blocks, formulating the HCECC framework by introducing the parallel and refinement operators, and showing how HCECCs execute using the proposed simplified synchronous semantics, and presenting a sound translation of HCECCs into standard-compliant CFBs.

This paper is organized as follows. Section II presents a review of related works. Section III introduces a formalism for IEC 61499 and a description of the semantics for basic and CFBs. HCECCs are introduced in Section IV, and Section V describes their transformation to standard-compliant composite

Manuscript received March 21, 2014; revised August 15, 2015; accepted October 14, 2015. Paper no. TII-15-0754.R1.

R. Sinha is with the School of Computer and Mathematical Sciences, Auckland University of Technology, Auckland, New Zealand (e-mail: roopak.sinha@aut.ac.nz).

P. S. Roop, Z. Salcic, and M. M. Y. Kuo are with the Department of Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand (e-mail: p.roop@auckland.ac.nz; z.salcic@auckland.ac.nz; mkuo005@aucklanduni.ac.nz).

G. Shaw is with Fiserv New Zealand, Auckland, New Zealand (e-mail: gareth@garethnz.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TII.2015.2496262

86 blocks. Section IV reports experimental results and Section VII
87 provides concluding remarks and future directions.

88 II. LITERATURE REVIEW

89 Model-driven engineering as expounded by IEC 61499 is
90 founded on models of computation. The standard allows model-
91 ing control flow using events and state machines within function
92 blocks, and data flow using variables and algorithms. More
93 recently, researchers have employed more expressive models
94 such as statecharts [9] and synchronous data flow [10], and
95 communicating sequential processes [11] for modeling control
96 flow in industrial strength systems. Similarly, extending data
97 flow modeling in industrial control systems has also been stud-
98 ied extensively [12]. Some formalisms like *charts (pronounced
99 starcharts) [13] have been used to combine control and data
100 flow models. However, for IEC 61499 systems, it is not possible
101 to modify the standard.

102 The existing pool of statecharts-based frameworks serves as
103 the logical starting point to build IEC 61499 compatible models
104 to capture concurrency and hierarchy. Statecharts extend FSMs
105 and allow parallelism using state diagrams with broadcast-
106 based communication and hierarchy using a nested structure
107 of states. statecharts are used in a wide range of applica-
108 tion domains for modeling complex systems, and have been
109 extended to generate popular modeling frameworks such as
110 UML statecharts [14]. Unfortunately, statecharts and current
111 variants cannot be used in IEC 61499 because model only
112 control flow and do not capture data flow.

113 The need to introduce statecharts-like extensions within
114 basic blocks is well documented [2]–[4]. Comparative stud-
115 ies between IEC 61499 and other frameworks like UML-
116 statecharts [15], [16] help highlight this gap. Unfortunately,
117 existing solutions to introduce statecharts-like extensions in
118 IEC 61499 have limited scope. In [17], component interaction
119 diagrams are proposed to allow modeling UML-statecharts like
120 hierarchy within function block applications. However, these
121 diagrams do not allow designers to embed concurrency and
122 hierarchy within a single function block. In [4], ECCs within
123 BFBs are extended based on the Monaco domain-specific
124 language, which models a subset of statecharts. However,
125 the authors discard this extension because of an inability to
126 retrieve hierarchy from flattened ECCs, and the associated
127 re-engineering and refactoring costs. On the other hand, the
128 proposed framework is not domain specific, and hierarchi-
129 cal and concurrent behaviors can be automatically translated
130 to networks of function blocks. In [18] and [19], informal
131 statecharts-based extensions to basic blocks are proposed. In
132 all cases, the issue of complying to the standard is overlooked.

133 Many different execution semantics of IEC 61499 have
134 been proposed [1], [2], [20]. As compared to other semantics,
135 the synchronous semantics developed in [7] excels in many
136 respects. Synchronous systems execute in logical time instances
137 called ticks. During each tick, a system reads inputs, pro-
138 cesses them, and then emits outputs. A tick or macro-step is
139 atomic and instantaneous. Internally though, macro-steps are
140 usually sequenced into micro-steps. A micro-step pertains to
141 a reaction of an individual component or the propagation of

information within the system. Synchronous systems may suf- 142
fer from *causality* cycles caused by inter-dependent micro-steps 143
[8]. In [7], causality cycles are avoided by introducing a one- 144
tick delay in communications between the blocks in a network, 145
which slows down event propagation in large networks. The 146
semantics proposed in this paper avoids causality cycles and 147
propagation by using a static schedule for executing blocks in a 148
network, following the semantics of PRET-C [21]. 149

HCECCs allow the inclusion of concurrent and hierarchical 150
behaviors within basic blocks, and are a subset of Statecharts 151
without inter-level transitions. The simplified synchronous 152
semantics for IEC 61499 ensure that programs can never have 153
causality cycles. The proposed HCECC syntax and semantics 154
allow translating HCECCs into standard IEC 61499 function 155
block networks, making them fully standard compliant. 156

157 III. FORMALIZATION OF IEC 61499

158 This section presents the syntax and simplified syn- 158
chronous semantics of IEC 61499. A baggage handling system 159
(BHS) containing many baggage entry and exit points con- 160
nected via a network of conveyor belts is used as an illustrative 161
example. 162

163 A. Syntax

164 The following key concepts and notations are used in this 164
paper. A set $A = \{a_1, \dots, a_n\}$ is a totally ordered set *iff* for 165
any two distinct elements $a_i, a_j \in A$, $a_i <_A a_j$ if $i < j$ or other- 166
wise $a_j <_A a_i$. $<_A$ is the antisymmetric and transitive *ordering* 167
relation for set A . The subscript A of $<_A$ is omitted when the 168
context is clear. The linear sum $C = A \oplus B$ of two ordered and 169
disjoint sets A and B is the union of A and B , with A 's ele- 170
ments ordered as in A and B 's elements ordered as in B , and 171
 $a <_C b$ for every $a \in A$ and $b \in B$. 172


173 1) *Interface*: All function blocks have interfaces.

174 *Definition 1 (Function block interface)*: A function block 174
interface is a tuple $\mathcal{I} = \langle E_I, V_I, \alpha_I, E_O, V_O, \alpha_O \rangle$ where E_I , 175
 V_I , E_O , and V_O are finite sets of input events, input vari- 176
ables, output events and outputs variables, respectively. $\alpha_I \subseteq$ 177
 $E_I \times V_I$ and $\alpha_O \subseteq E_O \times V_O$ are the sets of input and output 178
associations. 179


180 Fig. 1 shows the interface for Conveyor_Photoeyes_ 180
Model, which is used in the BHS to control a conveyor belt. The 181
input events and variables appear on the left side, and outputs 182
appear on the right side. Events are transient and are present in 183
time instants when they are fired and absent otherwise. This is 184
based on the well-known synchronous approach [8]. Variables 185
have persistent values. Variables are sampled or updated every 186
time an associated event is present. For example, in Fig. 1, 187
event Init is associated with the variable *ConvLength*. Hence, 188
ConvLength is sampled whenever Init is present. 189

190 2) *Basic Function Block*:

191 *Definition 2 (BFB)*: BFB is a tuple $\langle \mathcal{I}, L, \text{ECC} \rangle$ with inter- 191
face \mathcal{I} . The local declarations $L = \langle V_L, A_L \rangle$ contain an internal 192
variables set V_L and a set of algorithms A_L . $\text{ECC} = \langle S, s_0, \lambda, T \rangle$ 193
is an ECC with a finite set of states S , initial state $s_0 \in S$, an 194
action function $\lambda : S \rightarrow (A_L \cup E_O)^*$ mapping states to a finite 195



F1:1 Fig. 1. Function block interface.



F2:1 Fig. 2. ECC.

196 sequence of algorithm executions and/or output event emis-
 197 sions, and the transition function $T : S \rightarrow 2^{(E_I \cup \{1\}) \times B(\hat{V}) \times S}$.
 198 Here, \hat{V} refers to the set of all combinations of valid val-
 199 ues of internal, input and output variables, and $B(\hat{V})$ refers
 200 to all Boolean expressions over \hat{V} . The transition function is
 201 restricted such that for any $s \in S$, $T(s)$ is totally ordered.

202 BFB has an interface, local declarations (internal variables
 203 and algorithms), and an ECC. The Conveyor_Photoeyes_
 204 Model block has the interface shown in Fig. 1, three internal
 205 variables BagModel, BagExited, and BagDiverted, and the set
 206 of algorithms $A_L = \{INIT, TICK, CheckDiverters, Bag$
 207 $Exited, BagDiverted, BagIn, BagMerge1\}$. Algorithms
 208 are written using any PLC or standard languages such as C or
 209 Java.

210 Fig. 2 shows the ECC of Conveyor_Photoeyes_Model.
 211 The ECC in Fig. 2 contains eight states with START as the initial
 212 state (highlighted with a bold outline). Each state has associated
 213 actions or a sequence of algorithm executions and output event
 214 emissions. For state INIT, the actions $\lambda(INIT) = INIT.InitO$
 215 correspond to executing the algorithm *INIT* and emitting the

event *InitO*. For any state s , an outgoing transition $t \in T(s)$ 216
 is described as (e, b, s') (or $s \xrightarrow{e,b} s'$ in short-hand), where e 217
 is either a triggering input event or 1 (no triggering event), 218
 b is a Boolean expression evaluated on the values of internal, 219
 input and output variables, and s' is the destination state. 220

For example, consider the transition $START \xrightarrow{Init, true} INIT$. The 221
 triggering event is *Init*, the Boolean condition is *true*, and the 222
 destination state is INIT. For any state s the set of transitions 223
 $T(s)$ is totally ordered. Transition order is shown in Fig. 2 224
 using the labels $\langle 0 \rangle, \langle 1 \rangle, \dots$. For example, the first transition 225
 from state IDLE is to state Tick (labeled with $\langle 0 \rangle$). The order is 226
 omitted when a state only has one outgoing transition. 227

228 3) *Composite Function Block*: CFB contains a network of
 229 interconnected function block instances. Fig. 3 combines two
 230 basic blocks into a CFB.


231 *Function block instances*: An instance is to a function block
 232 what an object is to a class in Java or C++: the former is a named
 233 instance of the latter type. An instance $fb = \langle name, FBT \rangle$
 234 is called *name* and has the type *FBT* (which can be a basic or
 235 composite block). The composite block in Fig. 3 contains
 236 two function block instances: *BeltModel* of type Conveyor_
 237 *Photoeyes_Model*. Instances allow easy reuse of function
 238 blocks. The interface of an instance is used to connect it
 239 into a network. The notation $\langle name \rangle. \langle event/variable \rangle$
 240 refers to the inputs or outputs (events/variables) of an instance
 241 fb. For example, the output variable *PEDetects* of instance
 242 *PhotoeyeModel* is written as *PhotoeyeModel.PEDetects*. The
 243 instances of a composite block network are contained in a
 244 totally ordered set FBs. 245

246 *Event connections*: A CFB network contains the following
 247 types of event connections (the short-hand $s \mapsto d$ represents an
 248 event connection from s to d).

- 249 1) Input to input connections C_{EI2I} : Inputs of the CFB's
 250 interface may connect to inputs of instances in the net-
 251 work. For example, $Tick \mapsto BeltModel.TICK$, as per
 252 Fig. 3.
- 253 2) Output to input connections C_{EO2I} : Output events of one
 254 instance may be read as inputs by another. For example,
 255 $BeltModel.CNF \mapsto PhotoEyeModel.Tick$. A *feedback*
 256 connection connects the output of an instance appearing
 257 later in FBs (an ordered set) to the input of an earlier
 258 instance in FBs. For example, $PhotoEyeModel.Cnf \mapsto$
 259 $BeltModel.Tick$
- 260 3) Output to output connections C_{EO2O} : Output events of
 261 instances in the network may connect to output events of
 262 the CFB's interface. For example, $PhotoEyeModel.Cnf$
 263 $\mapsto TickO$.

264 *Variable connections*: Composite blocks have three types of
 265 variable connections, as illustrated in Fig. 3.

- 266 1) Input to input connections C_{VI2I} connect input variables
 267 of the interface to the input variables of the FB instances
 268 in the network, e.g., $Accel \mapsto BeltModel.Accel$.
- 269 2) Output to input connections C_{VO2I} connect the output
 270 variable of one FB instance to the input of another, e.g.,
 271 $BeltModel.EncCount \mapsto PhotoEyeModel.EncCount$.



F3:1 Fig. 3. Network of blocks within the conveyor model CFB.

272 3) Output to output connections C_{VO2O} connect an output
 273 variable of an instance to an output of the interface, such
 274 as $\text{PhotoEyeModel.PEDetects} \mapsto \text{PEDetects}$.

275 IEC 61499 restricts variable connections such that only a single
 276 source can be connected to a destination variable in a CFB.
 277 Moreover, only variables of the same type can be connected
 278 together. This paper omits this aspect for the sake of readability
 279 but without sacrificing expressiveness.

280 *Definition 3 (CFB):* A CFB is a tuple $\langle \mathcal{I}, \text{FBNetwork} \rangle$
 281 with interface $\mathcal{I} = \langle E_I, V_I, \alpha_I, E_O, V_O, \alpha_O \rangle$, and a network
 282 $\text{FBNetwork} = \langle \text{FBS}, C_{\text{events}}, C_{\text{var}} \rangle$, where $\text{FBS} = \{\text{fb}_1,$
 283 $\text{fb}_2, \dots, \text{fb}_n\}$ is a finite and totally ordered set of function
 284 block instances of size n . Each fb_i ($i \in [1, n]$) is
 285 a FB instance $\langle \text{name}_i, \text{FBT}_i \rangle$, with name name_i and a
 286 function block (type) FBT_i with the interface $\mathcal{I}_i = \langle E_{I_i},$
 287 $V_{I_i}, \alpha_{I_i}, E_{O_i}, V_{O_i}, \alpha_{O_i} \rangle$. The event connections set $C_{\text{events}} =$
 288 $C_{EI2I} \cup C_{EO2I} \cup C_{EO2O}$ (as per Section III-A3). The set
 289 of variable connections $C_{\text{var}} = C_{VI2I} \cup C_{VO2I} \cup C_{VO2O}$ (as
 290 per Section III-A3). For any two variable connections
 291 $(\text{src}_1, \text{dest}_1), (\text{src}_2, \text{dest}_2) \in C_{\text{var}}, \text{dest}_1 \neq \text{dest}_2$.

292 B. Synchronous Semantics for IEC 61499

293 The proposed synchronous semantics for IEC 61499 is similar
 294 to the semantics of PRET-C [21], and guarantees the
 295 absence of causality cycles due to a static ordering of execution.
 296 Execution of blocks is divided into logical time instants
 297 called *ticks* or macro-steps. During each tick, a predefined and
 298 ordered sequence of micro-steps is followed. This semantics
 299 differs from the synchronous semantics proposed in [7], where
 300 the order of execution of blocks may change between different
 301 ticks, and blocks can only read inputs generated in the previous
 302 tick. The proposed semantics does not require this delayed
 303 propagation of events used in [7].

304 1) *Execution Semantics of BFBs:* Each BFB initializes in
 305 its start state s_0 . Each tick, its execution follows four steps. In
 306 step 1, the block samples input events (E_I) from the environment
 307 and updates input variables (in V_I) when associated input




Fig. 4. Execution semantics for composite blocks.

F4:1

events are present. In step 2, the outgoing transitions of the
 308 current state s are evaluated in order and the first enabled transition
 309 is taken. A transition is enabled when the related event is
 310 present and the Boolean condition evaluates to *true*. For example,
 311 if the ECC shown in Fig. 2 is in state START, and input
 312 event *Init* is present, the lone transition $\text{START} \xrightarrow{\text{Init}, \text{true}} \text{INIT}$
 313 fires. If no outgoing transition is enabled, the current tick terminates.
 314 In step 3, after a transition to a destination state s'
 315 has fired, the actions $\lambda(s')$ are executed. For example, if state
 316 INIT is entered, the block executes algorithm *INIT* and emits
 317 the event *InitO*. Finally, in step 4, output variable values are
 318 updated if associated output events were emitted in step 3.
 319 Thanks to the explicit ordering of ECC transitions, basic blocks
 320 execute deterministically, as in step 2, only the highest priority
 321 transition that is enabled fires.
 322

2) *Execution Semantics of Composite Blocks:* A CFB is
 323 initialized with all instances in its network in their initial states.
 324 Each tick, the following sequence is executed. Fig. 4 illustrates
 325 this sequence for the CFB shown in Fig. 3. In step A, interface
 326 input events are sampled, and associated input variable values
 327 are updated. In step B, all FB instances in the network execute
 328 as per their order in the set FBS. For example, *BeltModel* executes
 329 before *PhotoeyeModel*. The execution of each instance
 330 involves two substeps. In step B1, input events are sampled and
 331




Fig. 5. HCECC examples. (a) Parallel HCECC. (b) Refined HCECC.

associated input variables are updated. For example, the input event BelModel.TICK is present if any of the source events Tick of the block's interface or PhotoeyeModel.Cnf is present. For feedback connections, such as $\text{PhotoeyeModel.Cnf} \mapsto \text{BelModel.TICK}$, the presence or absence of the source event in the previous tick is considered. Then, in step B2, each FB instance is executed, based on its semantics (basic or composite). Fig. 4 shows how both steps B1 and B2 are repeated for the two instances in the CFB of Fig. 3. Finally, in step C, outputs of the CFB interface are updated. An output event is set to present if a source event connected to it is present during the current tick. All output variables associated with emitted output events are also updated.

We can recursively substitute composite block instances with their networks to translate a CFB network into a network of basic block instances. Under the proposed semantics, CFBs can be mapped to PRET-C programs with well-formed semantics [21]. It can then be shown that CFB execution is deterministic and reactive under the proposed semantics.

IV. HCECCs

HCECCs introduce parallel and refined block types to allow statecharts-like concurrency and hierarchy in basic blocks.

A. Syntax

Parallel HCECCs allow concurrency within a single block. Fig. 5(a) shows a parallel HCECC, which has an interface and local declarations. However, unlike a basic block, the HCECC contains two ECCs that share the interface and local declarations.

Definition 4 (parallel HCECC): A parallel HCECC HCECC_{\parallel} is a tuple $\langle \mathcal{I}, L, \text{ECCs} \rangle$, with interface \mathcal{I} , local declarations L , and a finite ordered set $\text{ECCs} = \{\text{ECC}_1, \dots, \text{ECC}_n\}$ of ECCs.

Refined HCECCs allow nesting of parallel ECCs within ECC states. Fig. 5(b) shows a refined HCECC containing an

ECC with two states: `START` and `RefinedState`. The state `RefinedState` is refined and contains two concurrent ECCs: `Para1` and `Para2`. The top-level ECC is the refined ECC, `RefinedState` is the refined state, and `Para1` and `Para2` are the refining behaviors. All refined and refining ECCs share the interface and local declarations of the block.

Definition 5 (refined HCECC): A refined HCECC $\text{HCECC}_{\triangleright}$ is a tuple $\langle \mathcal{I}, L, \text{ECC}, \text{ECCs}, \triangleright \rangle$ containing an interface \mathcal{I} , local declarations L , a top-level refined ECC ECC , and a set ECCs of refining ECCs. The state-refinement function $\triangleright : S \rightarrow 2^{\text{ECCs}}$ (S is the set of states in ECC) maps states in ECC to an ordered subset of refining ECCs in ECCs .

For the refined HCECC shown in Fig. 5(b), $\text{ECCs} = \{\text{Para1}, \text{Para2}\}$, and $\triangleright(\text{START}) = \emptyset$ (nonrefined state) and $\triangleright(\text{RefinedState}) = \{\text{Para1}, \text{Para2}\}$. Def. 5 defines refined HCECCs with a single level of refinement, but HCECCs can have nested refinement, as discussed in the next section.


B. Synchronous Semantics for HCECCs

1) Execution Semantics of Parallel HCECCs: A parallel HCECC executes using the following sequence every tick. In step A, the block samples input events and updates input variables. In step B, ECCs contained in ECCs execute in order. For example, the HCECC in Fig. 5(a) executes ECC_1 and then ECC_2 . Finally, in step C, an output event is emitted once if it is emitted by any ECC. Associated output variables are updated to the latest values assigned to them in the current tick following the order of execution of ECCs in B.


Variable updates propagate from the first ECC to the last ECC every tick. For example, for the HCECC in Fig. 5(a), if ECC_1 updates any internal variables, ECC_2 uses the updated values while executing in the same tick. ECC_1 can read updates by ECC_2 only in the next tick. The fixed order of execution ensures deterministic execution without causality issues. This semantics where a block is invoked only once relative to an event occurrence is fully compliant to ver. 2 of the IEC 61499 standard [1]. In ver. 1, a block can be invoked multiple times relative to an event occurrence, leading to ambiguities in execution semantics. Stability research can address such issues to ensure deterministic execution [22], [23]. However, stability research is not required for the proposed semantics.

2) Execution Semantics of Refined HCECCs: Every tick, a refined HCECC executes as follows. If the current state is not a refined state (case 1), the HCECC executes like a BFB (see Section III-B1). For example, the HCECC shown in Fig. 5(b) executes like a BFB when it is in state `Start`. If, during the current tick, a transition to a refined state is taken, the actions of the refined state, and the initial states of all refining behaviors are executed in order. For example, if a transition from state `Start` to the refined state `RefinedState` is taken, the block emits the output X (action of `RefinedState`), followed by executing the actions of the initial states `S1` and `T1` of the refining ECCs.

If the HCECC is in a refined state (case 2), it first samples the interface inputs and updates variables (step A). Then, in step B, the outgoing transitions of the refined state are evaluated. For example, if the HCECC from Fig. 5(b) is in state



F6:1 Fig. 6. Overview of HCECC translation.



F7:1 Fig. 7. Parallel ECCs flattened to a function block network.

421 RefinedState and the outgoing transition to state Start is
 422 enabled, execution is identical to case 1 above. In step C, if no
 423 transition fires in step B, the HCECC executes like a parallel
 424 HCECC (see Section IV-B1)—ECCs refining the current state
 425 execute in order. Finally, in step D, interface output events are
 426 emitted (if emitted by any of the ECCs), and output variable
 427 values are updated.

428 Refined HCECCs execute deterministically because in every
 429 tick, they follow the deterministic execution semantics of basic
 430 blocks (case 1) or parallel HCECCs (case 2).

431 V. TRANSLATING HCECCS TO IEC 61499

432 As refined HCECCs execute like parallel HCECCs, and the
 433 semantics of parallel HCECCs are based on composite blocks,
 434 it is possible to create a sound translation from HCECCs to
 435 equivalent IEC 61499 function blocks as shown in Fig. 6.
 436 Detailed proofs can be found at <http://tinyurl.com/hcecc2015>.

437 A. Parallel HCECC to CFB Conversion

438 Algorithm 1 converts a parallel HCECC into a CFB by
 439 first creating multiple FB instances, and then connecting them.
 440 These steps are illustrated by transforming the parallel HCECC
 441 in Fig. 5(a) to the CFB network in Fig. 7.

442 **Creating FB instances:** Algorithm 1 transforms each ECC
 443 in the parallel HCECC into an instance of a newly created BFB
 444 (lines 1–22). The newly created instances are ordered in the
 445 same manner as the ECCs in the parallel HCECC (lines 8–21)
 446 and are contained in the set FBs.

447 The newly created instances have the same interface \mathcal{I}'
 448 (line 6) which has the same input and output events as the
 449 HCECC interface, and additional input and output events $PARI$
 450 and $PARO$ (line 3). These additional events propagate updated
 451 variable values within the network (described in the next para-
 452 graph). \mathcal{I}' has input variables corresponding to all input, output,

Algorithm 1. Algorithm Par2CFB

Input: Parallel HCECC $\langle \mathcal{I}, L, ECCs \rangle$


Output: CFB CFB

```

1 //Create FB instances;
2 Ordered set FBs =  $\emptyset$ ;
3  $E_I' = E_I \cup \{PARI\}$ ;  $E_O' = E_O \cup \{PARO\}$ ;
4  $V_I' = V_I \cup V_L \cup V_O$ ;  $V_O' = V_L \cup V_O$ ;
5  $\alpha_I' = \alpha_I \cup \{(PARI, v_I) | v_I \in V_L \cup V_O\}$ ;
    $\alpha_O' = \alpha_O \cup \{(PARO, v_O) | v_O \in V_O\}$ ;
6  $\mathcal{T}' = \langle E_I', V_I', \alpha_I', E_O', V_O', \alpha_O' \rangle$ ;
7  $L' = \langle \emptyset, A_L \cup \{UpdateOutputs\} \rangle$ ;
8 for each  $ECC = \langle S, s_0, \lambda, T \rangle \in ECCs$  do
9    $S' = S$ ;  $s'_0 = s_0$ ; Initialize  $\lambda', T'$ ;
10  for each  $s \in S$  do
11     $\lambda'(s) = \lambda(s) \oplus \{UpdateOutputs, PARO\}$ ;
12     $T'(s) = T(s)$ ;
13    if there is no transition  $s \xrightarrow{1} s_1$  then
14      Loop state  $s_1$ ;  $S' = S' \cup \{s_1\}$ ;
15       $\lambda'(s_1) = \{UpdateOutputs, PARO\}$ ;
16       $T'(s) = T'(s) \oplus \{s \xrightarrow{1} s_1\}$ ;
17       $T'(s_1) = \{s_1 \xrightarrow{e,b} s_1 | s \xrightarrow{e,b} s_1\}$ ;
18    end
19  end
20   $ECC' = \langle S', s'_0, \lambda', T' \rangle$ ;  $BFB' = \langle \mathcal{T}', L', ECC' \rangle$ ;
21   $fb = \langle name_i, BFB' \rangle$ ;  $FBs = FBs \oplus \{fb\}$ ;
22 end
23 //Create connections;
24  $n = |FBs|$ ;  $C_{events} = \emptyset$ ;  $C_{var} = \emptyset$ ;
25 for each  $i \in [1, n]$  do
26   Select the  $i$ -th FB instance  $fb_i \in FBs$ ;
27    $C_{events} = C_{events} \cup \{(e_I \mapsto fb_i.e_I) | e_I \in E_I\}$ ;
28    $C_{events} = C_{events} \cup \{(fb_i.e_O \mapsto e_O) | e_O \in E_O\}$ ;
29   if  $i = 1$ :  $C_{var} = C_{var} \cup \{(v_I \mapsto fb_i.v_I) | v_I \in V_I\}$ ;
30   if  $i = n$ :  $C_{var} = C_{var} \cup \{(fb_i.v_O \mapsto v_O) | v_O \in V_O\}$ ;
31   if  $i < n$  then  $fb_j = fb_{i+1}$  else  $fb_j = fb_1$ ;
32    $C_{events} = C_{events} \cup \{(fb_i.PARO \mapsto fb_j.PARI)\}$ ;
33    $C_{var} = C_{var} \cup \{(fb_i.v_L \mapsto fb_j.v_L | v_L \in V_L\}$ ;
34    $C_{var} = C_{var} \cup \{(fb_i.v_O \mapsto fb_j.v_O | v_O \in V_O\}$ ;
35 end
36 //Create CFB;
37  $FBNetwork = \langle FBs, C_{events}, C_{var} \rangle$ ;
38  $CFB = \langle \mathcal{I}, FBNetwork \rangle$ ;
39 return CFB;
  
```

and local variables of the parallel HCECC, and its output vari- 453
 ables correspond to all local and output variables of the parallel 454
 HCECC (line 4). \mathcal{I}' retains the input and output associations 455
 of the original HCECC. In addition, $PARI$ and $PARO$ are asso- 456
 ciated with each input and output variable of \mathcal{I}' , respectively. 457
 The local declarations L' for each instance contains no internal 458
 variables and has local versions of all algorithms of the paral- 459
 lel HCECC (line 7). A new algorithm $UpdateOutputs$ is used 460
 to ensure that each basic block instance propagates output data 461
 forward in every tick. 462

Events $PARI$ and $PARO$ replicate the communication 463
 between the ECCs of the parallel HCECC (using internal 464



F8:1 Fig. 8. Parallel ECCs equivalent to refinement in Fig. 5(b)

465 variables) in the (to be created) CFB network by explicit propa-
 466 gation of data between the corresponding instances. Each
 467 instance emits *PARO* every tick, forcing an update of all out-
 468 put variables using algorithm *UpdateOutputs* (line 11). The
 469 *PARO* output of a FB instance is connected to the *PARI* input
 470 of the *next* FB instance in the network (lines 31–35), allowing
 471 a forward propagation of data from each instance.

472 Each ECC in the HCECC is converted into an ECC' of a
 473 corresponding BFB instance BFB' (lines 8–22). ECC' initially
 474 contains the same states and initial state as ECC (line 9) and
 475 each state s from ECC retains all original actions and transi-
 476 tions in ECC', but also has two new actions—the execution of
 477 the algorithm *UpdateOutputs* and the emission of the event
 478 *PARO* for forward data propagation.

479 Lines 13–18 create additional *loop* states in ECC. Loop states
 480 are needed to ensure that in any tick, if none of the origi-
 481 nal transitions inherited by the current state in ECC' are taken,
 482 a transition to a loop state will ensure that the instance will
 483 still correctly propagate variable values through the network by
 484 doing actions *UpdateOutputs* and *PARO*. Therefore, for every
 485 state s that does not have an always-true transition (line 13),
 486 a corresponding loop state s_l in ECC' is introduced (line 14).
 487 Also, each state has an additional always-true but lowest pri-
 488 ority transition to its corresponding loop state (line 16). The loop
 489 state itself has the same transitions as its corresponding state s
 490 (line 17).

491 *Creation of connections:* The event and variable connections
 492 for each FB instance are created as follows (the i th FB instance
 493 in FBs is noted as fb_i).

- 494 1) All input/ output events of the CFB interface \mathcal{I} are con-
 495 nected to corresponding input and output events of fb_i
 496 (lines 27, 28).
- 497 2) If fb_i is the *first* or *last* FB instance in the CFB network,
 498 all input or output variables (respectively) of the HCECC
 499 interface \mathcal{I} are connected to the corresponding input or
 500 output variables (respectively) of fb_i (lines 29, 30).
- 501 3) The *PARO* output event of fb_i is connected to the *PARI*
 502 input event of the next instance fb_j (line 32). fb_j is
 503 the next instance fb_{i+1} after fb_i in FBs, or if fb_i is
 504 the last element of FBs, then fb_j is the first element
 505 fb_1 of FBs (line 31). For example, in Fig 7, *PARO* of
 506 *ParallelECC1* connects to *PARI* of *ParallelECC2* and
 507 *PARO* of *ParallelECC2* connects to *PARI* of instance
 508 *ParallelECC1*. The output variables of fb_i correspond-
 509 ing to the internal and output variables of the parallel
 510 HCECC are connected to corresponding input variables
 511 of fb_j (line 33).

Algorithm 2. Algorithm RemoveRefinement

Input: $\mathcal{I}, L = \langle V_L, A_L \rangle, ECC = \langle S, s_0, \lambda, T \rangle, s \in S, ECCs_s$
Output: Pair $(ECCs_{\triangleright}, L_{\triangleright})$

- 1 //Modify locals;
- 2 Variable set $V_{L'} = V_L \cup \{s_{\triangleright_Disabled}\}$ ($s_{\triangleright_Disabled}$ is of
 type Boolean);
- 3 Algorithm set $A_{L'} = A_L \cup \{s_{\triangleright_Enable}, s_{\triangleright_Disable}\}$;
- 4 //Create new local declarations;
- 5 $L_{\triangleright} = \langle V_{L'}, A_{L'} \rangle$;
- 6 //Create $ECCs_{\triangleright}$;
- 7 Initialize ordered set of ECCs $ECCs_{\triangleright} = \emptyset$;
- 8 //Modify ECC;
- 9 Initialize empty action map λ_0 ;
- 10 //Modify states;
- 11 **for each state** $s \in S$ **do**
- 12 **if** $s = s_{\triangleright}$ **then**
- 13 $\lambda_0(s) = \lambda(s) \oplus \{s_{\triangleright_Enable}\}$;
- 14 **end**
- 15 **else if** s_{\triangleright} has a transition (in T) to s **then**
- 16 $\lambda_0(s) = \lambda(s) \oplus \{s_{\triangleright_Disable}\}$
- 17 **end**
- 18 **else**
- 19 $\lambda_0(s) = \lambda(s)$;
- 20 **end**
- 21 **end**
- 22 $ECC_0 = \langle S, s_0, \lambda_0, T \rangle$;
- 23 $ECCs_{\triangleright} = ECCs_{\triangleright} \oplus \{ECC_0\}$;
- 24 //Modify ECCs in $ECCs_s$;
- 25 **for each** $ECC_i = \langle S_i, s_{0_i}, \lambda_i, T_i \rangle \in ECCs_s$ **do**
- 26 Create set of states $S_{\triangleright_i} = S_i \cup \{Disabled\}$;
- 27 Set state $s_{0_{\triangleright_i}} = Disabled$;
- 28 **if** $s_{\triangleright} = s_0$ **then**
- 29 $s_{0_{\triangleright_i}} = s_{0_i}$;
- 30 **end**
- 31 Initialize action map $\lambda_{\triangleright_i} = \lambda_i$;
- 32 Add $\lambda_{\triangleright_i}(Disabled) = \emptyset$;
- 33 Initialize transition function $T_{\triangleright_i} = T_i$;
- 34 **for each** $s \in S_{\triangleright_i}$ **do**
- 35 **if** $s = Disabled$ **then**
- 36 $T_{\triangleright_i}(s) = \{s \xrightarrow{1, !s_{\triangleright_Disabled}} s_{0_i}\}$;
- 37 **else**
- 38 $T_{\triangleright_i}(s) = \{s \xrightarrow{1, s_{\triangleright_Disabled}} Disabled\} \oplus T_i(s)$;
- 39 **end**
- 40 **end**
- 41 Create ECC $ECC_{\triangleright_i} = \langle S_{\triangleright_i}, s_{0_{\triangleright_i}}, \lambda_{\triangleright_i}, T_{\triangleright_i} \rangle$;
- 42 $ECCs_{\triangleright} = ECCs_{\triangleright} \oplus \{ECC_{\triangleright_i}\}$;
- 43 **end**
- 44 **return** Pair $(ECCs_{\triangleright}, L_{\triangleright})$;

A proof by induction shows that the CFB generated from 512
 Algorithm 1 has the same behavior as the source parallel HCECC. 513

B. Refinement to Parallel Conversion 514

AlgorithmRemoveRefinement (Algorithm 2) translates 515
 the refinement of a single state in a refined HCECC into 516
 parallel ECCs. For the HCECC in Fig. 5(b), the algorithm 517

T1:1
T1:2TABLE I
HCECC AND ECC SIZE COMPARISON

No.	Benchmark	ECCs				HCECCs			
		# Basic blocks	Connections	States	Transitions	Unique blocks	Connections	States	Transitions
B1	Watch	3	21	17	24	1	0	14	20
B2	Distribution station	2	18	10	12	1	0	10	12
B3	Drill station	2	10	9	10	1	0	9	9
B4	Water monitor	4	31	16	38	3	28	16	38
B5	Cruise controller	5	32	15	42	1	0	11	38
B6	MP3player	4	22	14	24	1	0	10	15

518 produces the parallel ECCs shown in Fig. 8. The algorithm
 519 executes as follows. Lines 1–5 of Algorithm 2 modify the local
 520 declarations, adding a new internal variable ($s_{\triangleright_Disabled}$)
 521 and two new algorithms (lines 2–3). The new algorithms
 522 ($s_{\triangleright_Enable}$, $s_{\triangleright_Disable}$) clear and set the $s_{\triangleright_Disabled}$ vari-
 523 able respectively.

524 The first step in constructing the set $ECC_{S_{\triangleright}}$ of parallel ECCs
 525 involves modifying the main ECC (lines 8–22). An algo-
 526 rithm $s_{\triangleright_Enable}$ is added to the actions of s_{\triangleright} (line 13), so
 527 that whenever state s_{\triangleright} is reached, the variable $s_{\triangleright_Disabled}$
 528 is cleared (allowing refining ECCs to execute). Similarly, in
 529 every state s to which s_{\triangleright} has an outgoing transition, an algo-
 530 rithm $s_{\triangleright_Disable}$ is added to the actions to set the variable
 531 $s_{\triangleright_Disabled}$ and to stop the refining ECCs from executing.
 532 For example, for the parallel ECCs in Fig. 8, the action map of
 533 the first ECC is changed as follows. $\lambda_0(Start)$ takes the value
 534 $\{RefinedState_Disable\}$, and $\lambda_0(RefinedState)$ takes the
 535 value $\{RefinedState_Enable, X\}$, where X was part of the
 536 original refined HCECC. The modified main ECC is inserted as
 537 the first element into the set $ECC_{S_{\triangleright}}$. It, therefore, executes first,
 538 and may enable or disable other ECCs.

539 Lines 24–43 modify each refining ECC, adding a new state
 540 Disabled (line 26) to model the disabled behavior when the
 541 refined ECC is not in state s_{\triangleright} . Fig. 8 shows the Disabled state
 542 for each of the modified refining ECCs (Para1 and Para2).
 543 Disabled is set as the initial state of each refining ECC (line
 544 27). However, if the refined state s_{\triangleright} is the initial state of the
 545 refined ECC, refining ECCs' original initial states are retained
 546 (line 29). The modified refining ECC states retain their actions
 547 from the original refining ECC (line 31) and state Disabled has
 548 no actions (line 32).

549 The transition function for the modified refining ECC retains
 550 all original transitions (line 33). New transitions are added
 551 to model the enabled/disabled behavior, based on the value
 552 of the variable $s_{\triangleright_Disabled}$. All states have a highest pri-
 553 ority transition to Disabled when $s_{\triangleright_Disabled}$ is true (line
 554 38). Disabled has a single outgoing transition to the origi-
 555 nal initial state of the refining ECC (line 36). For exam-
 556 ple, each state in ECC Para1 in Fig. 8 has a transition
 557 to Disabled when $RefinedState_Disabled$ is true, and
 558 Disabled has a transition to the original initial state S1 when
 559 $RefinedState_Disabled$ is false. Finally, line 41 constructs
 560 the modified refining ECC and adds it to $ECC_{S_{\triangleright}}$ on line 42.
 561 After all refining ECCs have been processed in this way, line
 562 44 returns $ECC_{S_{\triangleright}}$ and modified local declarations L_{\triangleright} .

563 A refined HCECC containing multiple (m) refined states is
 564 transformed into a parallel HCECC by applying Algorithm 2

TABLE II
DEVELOPMENT TIME (TIME IN MINUTES)

No.	Developer A		Developer B		Developer C	
	ECCs	HCECCs	ECCs	HCECCs	ECCs	HCECCs
B1	8	4	11	7	53	40
B2	5	3	14	10	50	34
B3	4	2	9	4	30	18
B4	11	10	23	20	70	45
B5	12	6	19	10	43	25
B6	8	3	20	9	35	16

565 m times (once for each refined state). HCECCs with nested
 566 refinement are processed in a depth-first fashion starting from
 567 the inner-most HCECC, until the block is reduced to a refined
 568 HCECC with only single-level refinement. A proof of sound-
 569 ness of the proposed transformations can be done by induc-
 570 tion, showing equivalence between the execution of a refined
 571 HCECC, the corresponding parallel HCECC, and the corre-
 572 sponding IEC 61499 program, under the proposed synchronous
 573 semantics.


VI. RESULTS

574
 575 A qualitative and quantitative evaluation of HCECCs was
 576 done using the Auckland Function Block Benchmark [24],
 577 which contains designs varying in size and complexity of algo-
 578 rithms. Each benchmark was reimplemented using HCECCs,
 579 and subsequently compared to the original model. All bench-
 580 marks are available at <http://tinyurl.com/hcecc2015>.


581 Table I compares the sizes of the standard and HCECC ver-
 582 sions of each benchmark. Columns 2–5, respectively, show the
 583 numbers of basic blocks, connections, states and transitions
 584 in the standard version. Columns 5–8, respectively, show the
 585 numbers of blocks, connections, states, and transitions in the
 586 HCECC version. For each benchmark, the size of the HCECC
 587 version was either smaller than or the same as the standard
 588 version. Most compression was achieved when refinement was
 589 used because enforcing refinement-like hierarchy in standard
 590 function blocks requires many more transitions and states.

591 Table II shows the times taken by three developers to develop
 592 the benchmarks shown in Table I. Developer A was an expert
 593 in HCECC design, developer B had some experience with
 594 statecharts and a working knowledge of IEC 61499, and devel-
 595 oper C was completely new to both HCECCs and IEC 61499.
 596 Overall, all developers took significantly lesser amount of time
 597 to develop HCECCs. While these results are promising, a wider
 598 usability study is beyond the scope of this paper.

T2:1
T2:2



F9:1 Fig. 9. Multilevel refinement example.



F10:1 Fig. 10. Benchmark code size comparison.

TABLE III
PERFORMANCE COMPARISON (TIME IN MILLI-SECONDS)

	FORTE	FBRT	FBC ECC	FBC HCECC
B1	1962.6	77.0	75.0	24.0
B2	1532.0	120.4	68.2	30.0
B3	387.0	56.3	44.0	19.0
B4	1928.4	214.5	83.0	33.0
B5	877.0	130.0	64.0	27.8
B6	1251.2	144.7	123.0	96.0

T3:1
T3:2

599 HCECCs can model complex behaviors that cannot be easily
600 created in standard function blocks. Fig. 9 shows the HCECC
601 for a conveyor controller (algorithms omitted for readability).
602 This model may react to up to three different events in a single
603 tick. Modeling such behaviors using standard (flat) ECCs
604 results in exponentially more states and transitions, requires
605 extra effort in creating multiple blocks and connecting them,
606 and takes longer to design and maintain.

607 We extended the function block compiler (FBC) [7] to create
608 FBC-HCECC, a compiler to compile HCECCs into C code
609 using the proposed synchronous semantics. Fig. 10 compares
610 code sizes produced by FORTE v1.7.1, FBRT v20081003,
611 FBC, and FBC-HCECC. For FBRT code, the Java virtual
612 machine (JVM) size was removed for a fair comparison. Code
613 generated by FBC-HCECC was on average 1.18 times smaller
614 than FBC, which in turn produced much smaller code than
615 FORTE and FBRT. In some cases, like benchmark B4, FBC-
616 HCECC generated code was 1.70 times smaller than FBC. The
617 reduction in code size comes from HCECCs allowing the same
618 functionality within smaller models, as per Table I.

619 Code for each benchmark from different compilers was run
620 on a windows PC with an Intel Core i7 920 processor and 18GB
621 RAM. Java v7 (JDK and JRE) was used to compile and run
622 FBRT-generated code. 4DIAC and FBDK front-ends were used
623 to design and run FORTE and FBRT programs, respectively. C
624 code from FBC and FBC-HCECC was compiled using Visual
625 Studio’s C compiler with the -O2 optimization switch. Each

program was then executed with a common test-file containing 626
a sequence of one million input vectors. Each vector contained 627
a random event and random values for variables. A comparison 628
of the execution times is shown in Table III. FBC-HCECC 629
programs executed 1.3 to 3.1 times faster than FBC programs, 630
with an average speedup of 2.3 possibly due to smaller model 631
sizes. FBC-HCECC programs ran on average 3.8 and 42.7 632
times faster than FBRT and FORTE programs, which required 633
additional runtimes. 634

635 Overall, HCECCs enable more compact designs that are
636 faster to develop, smaller in code size, and execute faster
637 than standard IEC 61499 designs. A side-effect of using the
638 proposed semantics is that a fixed ordering of blocks within
639 composite blocks (and also parallel and refined HCECCs) must
640 be defined. The FBC-HCECC compiler uses the ordering as
641 per XML descriptions, which is standard practice. Designers
642 can change this ordering by editing the XML descriptions.
643 HCECCs can increase cohesion and reduce coupling between
644 blocks in some cases, such as exceptional handling scenarios.
645 However, it is possible to misuse this framework and integrate
646 loosely coupled blocks, reducing maintainability.

VII. CONCLUSION

647 This paper introduces HCECCs, consisting of hierarchi- 648
cal and concurrent operators for IEC 61499 ECCs, inspired 649
by statecharts. Refined HCECCs efficiently model exception 650
handling and other hierarchical behaviors, whereas parallel 651

652 HCECCs simplify the modeling of concurrent processes and
 653 enable the monitoring of simultaneous events in a single block.
 654 A synchronous semantics for IEC 61499 and HCECCs is
 655 proposed under which HCECCs can be translated to CFBs.
 656 Benchmarking results show that HCECCs provide reduced
 657 model sizes, which helps reduce development time, com-
 658 piled code size, and execution time. Future directions include
 659 using HCECCs under other IEC 61499 semantics, optimiz-
 660 ing HCECC to network translation, studying how HCECCs
 661 affect cohesion and coupling as well as code maintainability
 662 or reusability, and providing tool-support for HCECCs.

REFERENCES

- 663
- Q2 664 [1] J. H. Christensen, T. Strasser, A. Valentini, V. Vyatkin, and A. Zoitl, "The
 665 IEC 61499 function block standard: Overview of the second edition," *ISA*
 666 *Autom. Week*, vol. 6, 2012.
- 667 [2] V. Vyatkin, "IEC 61499 as enabler of distributed and intelligent automa-
 668 tion: State-of-the-art review," *IEEE Trans. Ind. Informat.*, vol. 7, no. 4,
 669 pp. 768–781, Nov. 2011.
- 670 [3] IEC, *Committee Draft for Vote: IEC 61499-1: Function Block-Part 1*
 671 *Architecture*. Geneva, Switzerland: IEC, 2004.
- 672 [4] A. Zoitl and H. Prahofer, "Guidelines and patterns for building hierar-
 673 chical automation solutions in the IEC 61499 modeling language," *IEEE*
 674 *Trans. Ind. Informat.*, vol. 9, no. 4, pp. 2387–2396, Nov. 2013.
- 675 [5] D. Harel, "Statecharts: A visual formalism for complex systems," *Sci.*
 676 *Comput. Programm.*, vol. 8, no. 3, pp. 231–274, Jun. 1987.
- 677 [6] J. Kim, I. Kang, J.-Y. Choi, and I. Lee, "Timed and resource-oriented
 678 statecharts for embedded software," *IEEE Trans. Ind. Informat.*, vol. 6,
 679 no. 4, pp. 568–578, Nov. 2010.
- 680 [7] L. H. Yoong, P. S. Roop, V. Vyatkin, and Z. Salcic, "A synchronous
 681 approach for IEC 61499 function block implementation," *IEEE Trans.*
 682 *Comput.*, vol. 58, no. 12, pp. 1599–1614, Dec. 2009.
- 683 [8] M. Di Natale, Q. Zhu, A. Sangiovanni-Vincentelli, and S. Tripakis,
 684 "Optimized implementation of synchronous models on industrial LTTA
 685 systems," *J. Syst. Archit.*, vol. 60, no. 4, pp. 315–328, 2014.
- 686 [9] M. Bonfè, C. Fantuzzi, and C. Secchi, "Design patterns for model-based
 687 automation software design and implementation," *Control Eng. Pract.*,
 688 vol. 21, no. 11, pp. 1608–1619, 2013.
- 689 [10] J.-P. Talpin *et al.*, "Formal verification of synchronous data-flow program
 690 transformations toward certified compilers," *Front. Comput. Sci.*, vol. 7,
 691 no. 5, pp. 598–616, 2013.
- 692 [11] R. Nakamura, F. Arakawa, and M. Edahiro, "Simple one-to-one architec-
 693 ture for parallel execution of embedded control systems," in *Proc. IEEE*
 694 *Int. Conf. Cyber-Phys. Syst. Netw. Appl. (CPSNA)*, 2014, pp. 25–30.
- 695 [12] P. Gaj, J. Jasperneite, and M. Felsler, "Computer communication
 696 within industrial distributed environment—A survey," *IEEE Trans. Ind.*
 697 *Informat.*, vol. 9, no. 1, pp. 182–189, Feb. 2013.
- 698 [13] A. Girault, B. Lee, and E. A. Lee, "Hierarchical finite state machines with
 699 multiple concurrency models," *IEEE Trans. Comput.-Aided Des. Integr.*
 700 *Circuits Syst.*, vol. 18, no. 6, pp. 742–760, Jun. 1999.
- 701 [14] D. Latella, I. Majzik, and M. Massink, "Towards a formal operational
 702 semantics of UML statechart diagrams," in *Formal Methods for Open*
 703 *Object-Based Distributed Systems*. New York, NY, USA: Springer, 1999,
 704 pp. 331–347.
- 705 [15] A. Barji, N. Hagge, and B. Wagner, "Comparative study of using CNet,
 706 IEC 61499, and statecharts for behavioral models of real-time control
 707 applications," in *Proc. IEEE Conf. Emerg. Technol. Fact. Autom.*
 708 *(ETFA'06)*, 2006, pp. 750–757.
- 709 [16] D. Tikhonov, D. Schutz, S. Ulewicz, and B. Vogel-Heuser, "Towards
 710 industrial application of model-driven platform-independent PLC pro-
 711 gramming using UML," in *Proc. 40th Annu. IEEE Conf. Ind. Electron.*
 712 *Soc. (IECON'14)*, 2014, pp. 2638–2644.
- 713 [17] K. Thramboulidis, "Model-integrated mechatronics-toward a new
 714 paradigm in the development of manufacturing systems," *IEEE Trans.*
 715 *Ind. Informat.*, vol. 1, no. 1, pp. 54–61, Jan. 2005.
- 716 [18] G. D. Shaw, P. S. Roop, and Z. Salcic, "A hierarchical and concurrent
 717 approach for IEC 61499 function blocks," in *Proc. IEEE Conf. Emerg.*
 718 *Technol. Fact. Autom. (ETFA'09)*, 2009, pp. 1–8.
- [19] V. Dubinin, V. Vyatkin, and T. Pfeiffer, "Engineering of validatable
 automation systems based on an extension of UML combined with func-
 tion blocks of IEC 61499," in *Proc. IEEE Int. Conf. Robot. Autom.*
(ICRA'05), 2005, pp. 3996–4001.
- [20] V. N. Dubinin and V. Vyatkin, "Semantics-robust design patterns for IEC
 61499," *IEEE Trans. Ind. Informat.*, vol. 8, no. 2, pp. 279–290, May
 2012.
- [21] S. Andalám, P. S. Roop, A. Girault, and C. Traulsen, "A predictable
 framework for safety-critical embedded systems," *IEEE Trans. Comput.*,
 vol. 63, no. 7, pp. 1600–1612, Jul. 2014.
- [22] F. Schumacher and A. Fay, "Formal representation of GRAFCET to auto-
 matically generate control code," *Control Eng. Pract.*, vol. 33, pp. 84–93,
 2014.
- [23] M. Sogbohossou and A. Vianou, "Formal modeling of grafkets with time
 petri nets," *IEEE Trans. Control Syst. Technol.*, vol. 23, no. 5, pp. 1978–
 1985, Sep. 2015.
- [24] L. H. Yoong, P. S. Roop, and Z. Salcic, "Implementing constrained cyber-
 physical systems with IEC 61499," *ACM Trans. Embedded Comput. Syst.*
(TECS), vol. 11, no. 4, pp. 78:1–78:22, 2012.
- Roopak Sinha** (S'03–M'13) received the B.E. (Hons), M.C.E., and Ph.D. degrees. He has worked with INRIA, Grenoble, France, and the University of Auckland, Auckland, New Zealand. Currently, he is a Senior Lecturer with the School of Computer and Mathematical Sciences, Auckland University of Technology, Auckland. His research interests include next-generation formal frameworks for designing large-scale embedded software with application in industrial automation systems, Internet-of-Things, and intelligent transportation systems.
- Partha S. Roop** (M'94) received the Ph.D. degree in computer science (software engineering) from the University of New South Wales, Sydney, NSW, Australia, in 2001. He is currently an Associate Professor and is the Director of the Computer Systems Engineering Program, Department of Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand. His research interests include the design and verification of embedded systems and executable biology. In particular, he is developing techniques for the design of embedded applications in automotive, robotics, intelligent transportation, and medical devices that meet functional safety standards.
- Gareth Shaw** received the B.E. and the Ph.D. degrees in electrical and electronic engineering from the University of Auckland, Auckland, New Zealand, in 2007 and 2013, respectively. He is a Mobile Development Team Lead with Fiserv New Zealand, Auckland. His research interests include design languages and their compilation, distributed systems, code generation, and complex digital system design.
- Zoran Salcic** (S'75–M'76–SM'98) received the B.E., M.E., and Ph.D. degrees in electrical and computer engineering from Sarajevo University, Sarajevo, Bosnia and Herzegovina, in 1972, 1974, and 1976, respectively. He is a Professor of Computer Systems Engineering with the University of Auckland, Auckland, New Zealand. He has authored over 300 peer-reviewed journal and conference papers, and several books. His research interests include complex digital systems, custom-computing machines, embedded systems and their implementation, design automation tools, hardware-software co-design, models of computation and languages for concurrent and distributed systems, and cyber-physical systems. Prof. Salcic is a Fellow of the Royal Society New Zealand. He was the recipient of the Alexander von Humboldt Research Award in 2010.
- Matthew M. Y. Kuo** received the B.E. (Hons) degree in electrical and computer systems engineering from the University of Auckland, Auckland, New Zealand. He is currently pursuing the Ph.D. degree. He is currently involved in an industrial project focused on the Internet of Things with UniServices, Auckland. His research interests include synchronous programming, static timing analysis, and precision timed industrial automation systems.

QUERIES

- Q1: Please provide postal code for affiliations.
- Q2: Please provide page range for Ref. [1].
- Q3: Please provide the field of study, institutional details, location, and year of all the degrees of the author Roopak Sinha.
- Q4: Please spell out the term “INRIA”.
- Q5: Please provide the institutional details of the Ph.D. degree of the author Matthew M. Y. Kuo.

IEEE
Proof

Hierarchical and Concurrent ECCs for IEC 61499 Function Blocks

Roopak Sinha, *Member, IEEE*, Partha S. Roop, *Member, IEEE*, Gareth Shaw, Zoran Salcic, *Senior Member, IEEE*, and Matthew M. Y. Kuo

Abstract—IEC 61499 enables component-oriented descriptions of complex industrial processes facilitating model-driven engineering. One aspect that is lacking, however, is the ability to directly express Statecharts-like hierarchy and concurrency within basic function blocks (BFBs). Such features can significantly enhance function blocks and help create more succinct and readable specifications. We propose a new syntactic extension to the standard called hierarchical and concurrent execution control chart (HCECC). A major roadblock for any suggested changes to the standard is the need for compliance. Our approach extends the synchronous execution semantics of IEC 61499, where HCECCs are purely syntactic sugar. Using a revised synchronous semantics, our compiler generates standard compliant C code from HCECCs. Benchmarking and usability studies reveal the relative superiority of the proposed approach over existing approaches.

Index Terms—Execution semantics, hierarchical state machines, IEEE 61499, parallel execution, statecharts.

I. INTRODUCTION

THE INCREASING size and complexity of industrial control systems have motivated the development of new design paradigms to aid system designers. The IEC 61499 standard [1], [2] proposes component-oriented models called function blocks for developing distributed control systems. A function block describes both control and data flow within a single module. By providing a graphical specification framework, the standard simplifies system design with a top-down approach and encourages the reuse of function blocks.

The unit of execution in IEC 61499 is a basic function block (BFB), which executes a finite state machine (FSM) known as an execution control chart (ECC) that describes the control flow of the block. ECCs are flat Moore-machines that allow modeling of only sequential behaviors. Therefore, a basic block cannot model concurrent behaviors. In addition, ECCs do not allow users to separate high-level behavior such as initialization

and error handling of a block. As a result, more states and transitions are required to describe the same behavior compared to other graphical formalisms.

The standard also provides CFBs that are networks of interconnected function block instances. Networks model concurrency and structural hierarchy that basic blocks cannot handle efficiently. However, networks can easily get very complex, making them difficult to design, understand, and maintain. Moreover, in networks containing many function block instances, a significant amount of execution time is required for the flow of events and data between instances. Not only do such complex networks require a long time to design manually, network behavior becomes nonobvious and there is a higher chance of software bugs.

This issue has been noted in Annex E.1 of the IEC 61499 draft standard [3] as well as recent scholarly work [2], [4]. These works highlight the urgent need to introduce statecharts-like [5] hierarchy and parallelism within basic blocks. Statecharts are extensions of FSMs that allow a single FSM to contain concurrent or parallel as well hierarchical or refined behaviors. Statecharts have found popular use in the design of distributed control software [6]. Unfortunately, statecharts semantics [4] are incompatible with the IEC 61499 standard (e.g., it does not handle data flow modeling, unlike IEC 61499), and currently no extension of BFBs to model Statecharts exists.

This paper proposes the first Statecharts-like extensions of IEC 61499 called hierarchical and concurrent ECCs (HCECCs), which allow explicit modeling of hierarchy and concurrency within a BFB using two operators: 1) parallel; and 2) refinement. Any nesting of these operators can be resolved to a standard CFB, making HCECCs completely compliant to the standard. A synchronous execution semantics [7], [8] for HCECCs is proposed, which allows a complete deterministic execution of HCECCs as well as standard function blocks. The main contributions of this paper are formalizing IEC 61499 function blocks syntax and presenting a simplified synchronous semantics for the execution of function blocks, formulating the HCECC framework by introducing the parallel and refinement operators, and showing how HCECCs execute using the proposed simplified synchronous semantics, and presenting a sound translation of HCECCs into standard-compliant CFBs.

This paper is organized as follows. Section II presents a review of related works. Section III introduces a formalism for IEC 61499 and a description of the semantics for basic and CFBs. HCECCs are introduced in Section IV, and Section V describes their transformation to standard-compliant composite

Manuscript received March 21, 2014; revised August 15, 2015; accepted October 14, 2015. Paper no. TII-15-0754.R1.

R. Sinha is with the School of Computer and Mathematical Sciences, Auckland University of Technology, Auckland, New Zealand (e-mail: roopak.sinha@aut.ac.nz).

P. S. Roop, Z. Salcic, and M. M. Y. Kuo are with the Department of Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand (e-mail: p.roop@auckland.ac.nz; z.salcic@auckland.ac.nz; mkuo005@aucklanduni.ac.nz).

G. Shaw is with Fiserv New Zealand, Auckland, New Zealand (e-mail: gareth@garethnz.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TII.2015.2496262

86 blocks. Section IV reports experimental results and Section VII
87 provides concluding remarks and future directions.

88 II. LITERATURE REVIEW

89 Model-driven engineering as expounded by IEC 61499 is
90 founded on models of computation. The standard allows model-
91 ing control flow using events and state machines within function
92 blocks, and data flow using variables and algorithms. More
93 recently, researchers have employed more expressive models
94 such as statecharts [9] and synchronous data flow [10], and
95 communicating sequential processes [11] for modeling control
96 flow in industrial strength systems. Similarly, extending data
97 flow modeling in industrial control systems has also been stud-
98 ied extensively [12]. Some formalisms like *charts (pronounced
99 starcharts) [13] have been used to combine control and data
100 flow models. However, for IEC 61499 systems, it is not possible
101 to modify the standard.

102 The existing pool of statecharts-based frameworks serves as
103 the logical starting point to build IEC 61499 compatible models
104 to capture concurrency and hierarchy. Statecharts extend FSMs
105 and allow parallelism using state diagrams with broadcast-
106 based communication and hierarchy using a nested structure
107 of states. statecharts are used in a wide range of applica-
108 tion domains for modeling complex systems, and have been
109 extended to generate popular modeling frameworks such as
110 UML statecharts [14]. Unfortunately, statecharts and current
111 variants cannot be used in IEC 61499 because model only
112 control flow and do not capture data flow.

113 The need to introduce statecharts-like extensions within
114 basic blocks is well documented [2]–[4]. Comparative stud-
115 ies between IEC 61499 and other frameworks like UML-
116 statecharts [15], [16] help highlight this gap. Unfortunately,
117 existing solutions to introduce statecharts-like extensions in
118 IEC 61499 have limited scope. In [17], component interaction
119 diagrams are proposed to allow modeling UML-statecharts like
120 hierarchy within function block applications. However, these
121 diagrams do not allow designers to embed concurrency and
122 hierarchy within a single function block. In [4], ECCs within
123 BFBs are extended based on the Monaco domain-specific
124 language, which models a subset of statecharts. However,
125 the authors discard this extension because of an inability to
126 retrieve hierarchy from flattened ECCs, and the associated
127 re-engineering and refactoring costs. On the other hand, the
128 proposed framework is not domain specific, and hierarchi-
129 cal and concurrent behaviors can be automatically translated
130 to networks of function blocks. In [18] and [19], informal
131 statecharts-based extensions to basic blocks are proposed. In
132 all cases, the issue of complying to the standard is overlooked.

133 Many different execution semantics of IEC 61499 have
134 been proposed [1], [2], [20]. As compared to other semantics,
135 the synchronous semantics developed in [7] excels in many
136 respects. Synchronous systems execute in logical time instances
137 called ticks. During each tick, a system reads inputs, pro-
138 cesses them, and then emits outputs. A tick or macro-step is
139 atomic and instantaneous. Internally though, macro-steps are
140 usually sequenced into micro-steps. A micro-step pertains to
141 a reaction of an individual component or the propagation of

information within the system. Synchronous systems may suffer
142 from *causality* cycles caused by inter-dependent micro-steps
143 [8]. In [7], causality cycles are avoided by introducing a one-
144 tick delay in communications between the blocks in a network,
145 which slows down event propagation in large networks. The
146 semantics proposed in this paper avoids causality cycles and
147 propagation by using a static schedule for executing blocks in a
148 network, following the semantics of PRET-C [21].
149

HCECCs allow the inclusion of concurrent and hierarchical
150 behaviors within basic blocks, and are a subset of Statecharts
151 without inter-level transitions. The simplified synchronous
152 semantics for IEC 61499 ensure that programs can never have
153 causality cycles. The proposed HCECC syntax and semantics
154 allow translating HCECCs into standard IEC 61499 function
155 block networks, making them fully standard compliant.
156

157 III. FORMALIZATION OF IEC 61499

This section presents the syntax and simplified syn-
158 chronous semantics of IEC 61499. A baggage handling system
159 (BHS) containing many baggage entry and exit points con-
160 nected via a network of conveyor belts is used as an illustrative
161 example.
162

163 A. Syntax

The following key concepts and notations are used in this
164 paper. A set $A = \{a_1, \dots, a_n\}$ is a totally ordered set *iff* for
165 any two distinct elements $a_i, a_j \in A$, $a_i <_A a_j$ if $i < j$ or other-
166 wise $a_j <_A a_i$. $<_A$ is the antisymmetric and transitive *ordering*
167 *relation* for set A . The subscript A of $<_A$ is omitted when the
168 context is clear. The linear sum $C = A \oplus B$ of two ordered and
169 disjoint sets A and B is the union of A and B , with A 's ele-
170 ments ordered as in A and B 's elements ordered as in B , and
171 $a <_C b$ for every $a \in A$ and $b \in B$.
172


1) *Interface*: All function blocks have interfaces. 173

Definition 1 (Function block interface): A function block
174 interface is a tuple $\mathcal{I} = \langle E_I, V_I, \alpha_I, E_O, V_O, \alpha_O \rangle$ where E_I ,
175 V_I , E_O , and V_O are finite sets of input events, input vari-
176 ables, output events and outputs variables, respectively. $\alpha_I \subseteq$
177 $E_I \times V_I$ and $\alpha_O \subseteq E_O \times V_O$ are the sets of input and output
178 associations.
179


Fig. 1 shows the interface for Conveyor_Photoeyes_ 180
Model, which is used in the BHS to control a conveyor belt. The
181 input events and variables appear on the left side, and outputs
182 appear on the right side. Events are transient and are present in
183 time instants when they are fired and absent otherwise. This is
184 based on the well-known synchronous approach [8]. Variables
185 have persistent values. Variables are sampled or updated every
186 time an associated event is present. For example, in Fig. 1,
187 event Init is associated with the variable *ConvLength*. Hence,
188 *ConvLength* is sampled whenever Init is present.
189

2) *Basic Function Block*: 190

Definition 2 (BFB): BFB is a tuple $\langle \mathcal{I}, L, \text{ECC} \rangle$ with inter-
191 face \mathcal{I} . The local declarations $L = \langle V_L, A_L \rangle$ contain an internal
192 variables set V_L and a set of algorithms A_L . $\text{ECC} = \langle S, s_0, \lambda, T \rangle$
193 is an ECC with a finite set of states S , initial state $s_0 \in S$, an
194 action function $\lambda : S \rightarrow (A_L \cup E_O)^*$ mapping states to a finite
195



F1:1 Fig. 1. Function block interface.



F2:1 Fig. 2. ECC.

196 sequence of algorithm executions and/or output event emis-
 197 sions, and the transition function $T : S \rightarrow 2^{(E_I \cup \{1\}) \times B(\hat{V}) \times S}$.
 198 Here, \hat{V} refers to the set of all combinations of valid val-
 199 ues of internal, input and output variables, and $B(\hat{V})$ refers
 200 to all Boolean expressions over \hat{V} . The transition function is
 201 restricted such that for any $s \in S$, $T(s)$ is totally ordered.

202 BFB has an interface, local declarations (internal variables
 203 and algorithms), and an ECC. The Conveyor_Photoeyes_
 204 Model block has the interface shown in Fig. 1, three internal
 205 variables BagModel, BagExited, and BagDiverted, and the set
 206 of algorithms $A_L = \{INIT, TICK, CheckDiverters, Bag$
 207 $Exited, BagDiverted, BagIn, BagMerge1\}$. Algorithms
 208 are written using any PLC or standard languages such as C or
 209 Java.

210 Fig. 2 shows the ECC of Conveyor_Photoeyes_Model.
 211 The ECC in Fig. 2 contains eight states with START as the initial
 212 state (highlighted with a bold outline). Each state has associated
 213 actions or a sequence of algorithm executions and output event
 214 emissions. For state INIT, the actions $\lambda(INIT) = INIT.InitO$
 215 correspond to executing the algorithm *INIT* and emitting the

event *InitO*. For any state s , an outgoing transition $t \in T(s)$ 216
 is described as (e, b, s') (or $s \xrightarrow{e,b} s'$ in short-hand), where e 217
 is either a triggering input event or 1 (no triggering event), 218
 b is a Boolean expression evaluated on the values of internal, 219
 input and output variables, and s' is the destination state. 220

For example, consider the transition $START \xrightarrow{Init, true} INIT$. 221
 The triggering event is *Init*, the Boolean condition is *true*, and the 222
 destination state is INIT. For any state s the set of transitions 223
 $T(s)$ is totally ordered. Transition order is shown in Fig. 2 224
 using the labels $\langle 0 \rangle, \langle 1 \rangle, \dots$. For example, the first transition 225
 from state IDLE is to state Tick (labeled with $\langle 0 \rangle$). The order is 226
 omitted when a state only has one outgoing transition. 227

3) *Composite Function Block*: CFB contains a network of 228
 interconnected function block instances. Fig. 3 combines two 229
 basic blocks into a CFB. 230


Function block instances: An instance is to a function block 231
 what an object is to a class in Java or C++: the former is a named 232
instance of the latter *type*. An instance $fb = \langle name, FBT \rangle$ 233
 is called *name* and has the type *FBT* (which can be a basic or 234
 composite block). The composite block in Fig. 3 contains 235
 two function block instances: *BeltModel* of type Conveyor_ 236
Belt_Model, and *PhotoeyeModel* of type Conveyor_ 237
Photoeyes_Model. Instances allow easy reuse of function 238
 blocks. The interface of an instance is used to connect it 239
 into a network. The notation $\langle name \rangle. \langle event/variable \rangle$ 240
 refers to the inputs or outputs (events/variables) of an instance 241
 fb. For example, the output variable *PEDetects* of instance 242
PhotoeyeModel is written as *PhotoeyeModel.PEDetects*. The 243
 instances of a composite block network are contained in a 244
 totally ordered set FBs. 245

Event connections: A CFB network contains the following 246
 types of event connections (the short-hand $s \mapsto d$ represents an 247
 event connection from s to d). 248

- 249 1) Input to input connections C_{EI2I} : Inputs of the CFB's 249
 interface may connect to inputs of instances in the net- 250
 work. For example, $Tick \mapsto BeltModel.TICK$, as per 251
 Fig. 3. 252
- 253 2) Output to input connections C_{EO2I} : Output events of one 253
 instance may be read as inputs by another. For example, 254
 $BeltModel.CNF \mapsto PhotoEyeModel.Tick$ A *feedback* 255
 connection connects the output of an instance appearing 256
 later in FBs (an ordered set) to the input of an earlier 257
 instance in FBs. For example, $PhotoEyeModel.Cnf \mapsto$ 258
 $BeltModel.Tick$ 259
- 260 3) Output to output connections C_{EO2O} : Output events of 260
 instances in the network may connect to output events of 261
 the CFB's interface. For example, $PhotoEyeModel.Cnf$ 262
 $\mapsto TickO$. 263

Variable connections: Composite blocks have three types of 264
 variable connections, as illustrated in Fig. 3. 265

- 266 1) Input to input connections C_{VI2I} connect input variables 266
 of the interface to the input variables of the FB instances 267
 in the network, e.g., $Accel \mapsto BeltModel.Accel$. 268
- 269 2) Output to input connections C_{VO2I} connect the output 269
 variable of one FB instance to the input of another, e.g., 270
 $BeltModel.EncCount \mapsto PhotoEyeModel.EncCount$. 271



F3:1 Fig. 3. Network of blocks within the conveyor model CFB.

272 3) Output to output connections C_{VO2O} connect an output
 273 variable of an instance to an output of the interface, such
 274 as $\text{PhotoEyeModel.PEDetects} \mapsto \text{PEDetects}$.

275 IEC 61499 restricts variable connections such that only a single
 276 source can be connected to a destination variable in a CFB.
 277 Moreover, only variables of the same type can be connected
 278 together. This paper omits this aspect for the sake of readability
 279 but without sacrificing expressiveness.

280 *Definition 3 (CFB):* A CFB is a tuple $\langle \mathcal{I}, \text{FBNetwork} \rangle$
 281 with interface $\mathcal{I} = \langle E_I, V_I, \alpha_I, E_O, V_O, \alpha_O \rangle$, and a network
 282 $\text{FBNetwork} = \langle \text{FBs}, C_{\text{events}}, C_{\text{var}} \rangle$, where $\text{FBs} = \{\text{fb}_1,$
 283 $\text{fb}_2, \dots, \text{fb}_n\}$ is a finite and totally ordered set of function
 284 block instances of size n . Each fb_i ($i \in [1, n]$) is
 285 a FB instance $\langle \text{name}_i, \text{FBT}_i \rangle$, with name name_i and a
 286 function block (type) FBT_i with the interface $\mathcal{I}_i = \langle E_{I_i},$
 287 $V_{I_i}, \alpha_{I_i}, E_{O_i}, V_{O_i}, \alpha_{O_i} \rangle$. The event connections set
 288 $C_{\text{events}} = C_{EI2I} \cup C_{EO2I} \cup C_{EO2O}$ (as per Section III-A3). The set
 289 of variable connections $C_{\text{var}} = C_{VI2I} \cup C_{VO2I} \cup C_{VO2O}$ (as
 290 per Section III-A3). For any two variable connections
 291 $(\text{src}_1, \text{dest}_1), (\text{src}_2, \text{dest}_2) \in C_{\text{var}}, \text{dest}_1 \neq \text{dest}_2$.

292 B. Synchronous Semantics for IEC 61499

293 The proposed synchronous semantics for IEC 61499 is similar
 294 to the semantics of PRET-C [21], and guarantees the
 295 absence of causality cycles due to a static ordering of execution.
 296 Execution of blocks is divided into logical time instants
 297 called *ticks* or macro-steps. During each tick, a predefined and
 298 ordered sequence of micro-steps is followed. This semantics
 299 differs from the synchronous semantics proposed in [7], where
 300 the order of execution of blocks may change between different
 301 ticks, and blocks can only read inputs generated in the previous
 302 tick. The proposed semantics does not require this delayed
 303 propagation of events used in [7].

304 1) *Execution Semantics of BFBs:* Each BFB initializes in
 305 its start state s_0 . Each tick, its execution follows four steps. In
 306 step 1, the block samples input events (E_I) from the environment
 307 and updates input variables (in V_I) when associated input





Fig. 4. Execution semantics for composite blocks.

F4:1

events are present. In step 2, the outgoing transitions of the
 308 current state s are evaluated in order and the first enabled transition
 309 is taken. A transition is enabled when the related event is
 310 present and the Boolean condition evaluates to *true*. For example,
 311 if the ECC shown in Fig. 2 is in state START, and input
 312 event *Init* is present, the lone transition $\text{START} \xrightarrow{\text{Init}, \text{true}} \text{INIT}$
 313 fires. If no outgoing transition is enabled, the current tick terminates.
 314 In step 3, after a transition to a destination state s'
 315 has fired, the actions $\lambda(s')$ are executed. For example, if state
 316 INIT is entered, the block executes algorithm *INIT* and emits
 317 the event *InitO*. Finally, in step 4, output variable values are
 318 updated if associated output events were emitted in step 3.
 319 Thanks to the explicit ordering of ECC transitions, basic blocks
 320 execute deterministically, as in step 2, only the highest priority
 321 transition that is enabled fires.
 322

2) *Execution Semantics of Composite Blocks:* A CFB is
 323 initialized with all instances in its network in their initial states.
 324 Each tick, the following sequence is executed. Fig. 4 illustrates
 325 this sequence for the CFB shown in Fig. 3. In step A, interface
 326 input events are sampled, and associated input variable values
 327 are updated. In step B, all FB instances in the network execute
 328 as per their order in the set FBs. For example, *BeltModel* executes
 329 before *PhotoeyeModel*. The execution of each instance
 330 involves two substeps. In step B1, input events are sampled and
 331



F5:1 Fig. 5. HCECC examples. (a) Parallel HCECC. (b) Refined HCECC.

332 associated input variables are updated. For example, the input
 333 event $Be\<tModel.TICK$ is present if any of the source events
 334 Tick of the block's interface or $PhotoeyeModel.Cnf$ is present.
 335 For feedback connections, such as $PhotoeyeModel.Cnf \mapsto$
 336 $Be\<tModel.TICK$, the presence or absence of the source event
 337 in the previous tick is considered. Then, in step B2, each FB
 338 instance is executed, based on its semantics (basic or compos-
 339 ite). Fig. 4 shows how both steps B1 and B2 are repeated for the
 340 two instances in the CFB of Fig. 3. Finally, in step C, outputs of
 341 the CFB interface are updated. An output event is set to present
 342 if a source event connected to it is present during the current
 343 tick. All output variables associated with emitted output events
 344 are also updated.

345 We can recursively substitute composite block instances with
 346 their networks to translate a CFB network into a network of
 347 basic block instances. Under the proposed semantics, CFBs can
 348 be mapped to PRET-C programs with well-formed semantics
 349 [21]. It can then be shown that CFB execution is deterministic
 350 and reactive under the proposed semantics.

351 IV. HCECCs

352 HCECCs introduce parallel and refined block types to allow
 353 statecharts-like concurrency and hierarchy in basic blocks.

354 A. Syntax

355 Parallel HCECCs allow concurrency within a single block.
 356 Fig. 5(a) shows a parallel HCECC, which has an interface
 357 and local declarations. However, unlike a basic block, the
 358 HCECC contains two ECCs that share the interface and local
 359 declarations.

360 *Definition 4 (parallel HCECC):* A parallel HCECC $HCECC_{\parallel}$
 361 is a tuple $\langle \mathcal{I}, L, ECCs \rangle$, with interface \mathcal{I} , local declarations L ,
 362 and a finite ordered set $ECCs = \{ECC_1, \dots, ECC_n\}$ of ECCs.

363 Refined HCECCs allow nesting of parallel ECCs within
 364 ECC states. Fig. 5(b) shows a refined HCECC containing an

ECC with two states: *START* and *RefinedState*. The state 365
 366 *RefinedState* is refined and contains two concurrent ECCs:
 367 *Para1* and *Para2*. The top-level ECC is the refined ECC,
 368 *RefinedState* is the refined state, and *Para1* and *Para2* are
 369 the refining behaviors. All refined and refining ECCs share the
 370 interface and local declarations of the block.

371 *Definition 5 (refined HCECC):* A refined HCECC $HCECC_{\triangleright}$
 372 is a tuple $\langle \mathcal{I}, L, ECC, ECCs, \triangleright \rangle$ containing an interface \mathcal{I} , local
 373 declarations L , a top-level refined ECC ECC , and a set
 374 of refining ECCs. The state-refinement function $\triangleright : S \rightarrow 2^{ECCs}$
 375 (S is the set of states in ECC) maps states in ECC to an ordered
 376 subset of refining ECCs in $ECCs$.

377 For the refined HCECC shown in Fig. 5(b), $ECCs =$
 378 $\{Para1, Para2\}$, and $\triangleright(START) = \emptyset$ (nonrefined state) and
 379 $\triangleright(RefinedState) = \{Para1, Para2\}$. Def. 5 defines refined
 380 HCECCs with a single level of refinement, but HCECCs can
 381 have nested refinement, as discussed in the next section.


382 B. Synchronous Semantics for HCECCs

383 1) *Execution Semantics of Parallel HCECCs:* A parallel
 384 HCECC executes using the following sequence every tick. In
 385 step A, the block samples input events and updates input vari-
 386 ables. In step B, ECCs contained in $ECCs$ execute in order.
 387 For example, the HCECC in Fig. 5(a) executes $ECC1$ and then
 388 $ECC2$. Finally, in step C, an output event is emitted once if it is
 389 emitted by any ECC. Associated output variables are updated to
 390 the latest values assigned to them in the current tick following
 391 the order of execution of ECCs in B.


392 Variable updates propagate from the first ECC to the last
 393 ECC every tick. For example, for the HCECC in Fig. 5(a), if
 394 $ECC1$ updates any internal variables, $ECC2$ uses the updated
 395 values while executing in the same tick. $ECC1$ can read updates
 396 by $ECC2$ only in the next tick. The fixed order of execution
 397 ensures deterministic execution without causality issues. This
 398 semantics where a block is invoked only once relative to an
 399 event occurrence is fully compliant to ver. 2 of the IEC 61499
 400 standard [1]. In ver. 1, a block can be invoked multiple times
 401 relative to an event occurrence, leading to ambiguities in execution
 402 semantics. Stability research can address such issues to ensure
 403 deterministic execution [22], [23]. However, stability research
 404 is not required for the proposed semantics.

405 2) *Execution Semantics of Refined HCECCs:* Every tick,
 406 a refined HCECC executes as follows. If the current state
 407 is not a refined state (case 1), the HCECC executes like a
 408 BFB (see Section III-B1). For example, the HCECC shown in
 409 Fig. 5(b) executes like a BFB when it is in state *Start*. If,
 410 during the current tick, a transition to a refined state is taken,
 411 the actions of the refined state, and the initial states of all refin-
 412 ing behaviors are executed in order. For example, if a transition
 413 from state *Start* to the refined state *RefinedState* is taken,
 414 the block emits the output X (action of *RefinedState*), fol-
 415 lowed by executing the actions of the initial states $S1$ and $T1$
 416 of the refining ECCs.

417 If the HCECC is in a refined state (case 2), it first samples
 418 the interface inputs and updates variables (step A). Then, in
 419 step B, the outgoing transitions of the refined state are evalu-
 420 ated. For example, if the HCECC from Fig. 5(b) is in state



F6:1 Fig. 6. Overview of HCECC translation.



F7:1 Fig. 7. Parallel ECCs flattened to a function block network.

421 RefinedState and the outgoing transition to state Start is
 422 enabled, execution is identical to case 1 above. In step C, if no
 423 transition fires in step B, the HCECC executes like a parallel
 424 HCECC (see Section IV-B1)—ECCs refining the current state
 425 execute in order. Finally, in step D, interface output events are
 426 emitted (if emitted by any of the ECCs), and output variable
 427 values are updated.

428 Refined HCECCs execute deterministically because in every
 429 tick, they follow the deterministic execution semantics of basic
 430 blocks (case 1) or parallel HCECCs (case 2).

431 V. TRANSLATING HCECCS TO IEC 61499

432 As refined HCECCs execute like parallel HCECCs, and the
 433 semantics of parallel HCECCs are based on composite blocks,
 434 it is possible to create a sound translation from HCECCs to
 435 equivalent IEC 61499 function blocks as shown in Fig. 6.
 436 Detailed proofs can be found at <http://tinyurl.com/hcecc2015>.

437 A. Parallel HCECC to CFB Conversion

438 Algorithm 1 converts a parallel HCECC into a CFB by
 439 first creating multiple FB instances, and then connecting them.
 440 These steps are illustrated by transforming the parallel HCECC
 441 in Fig. 5(a) to the CFB network in Fig. 7.

442 **Creating FB instances:** Algorithm 1 transforms each ECC
 443 in the parallel HCECC into an instance of a newly created BFB
 444 (lines 1–22). The newly created instances are ordered in the
 445 same manner as the ECCs in the parallel HCECC (lines 8–21)
 446 and are contained in the set FBs.

447 The newly created instances have the same interface \mathcal{I}'
 448 (line 6) which has the same input and output events as the
 449 HCECC interface, and additional input and output events $PARI$
 450 and $PARO$ (line 3). These additional events propagate updated
 451 variable values within the network (described in the next para-
 452 graph). \mathcal{I}' has input variables corresponding to all input, output,

Algorithm 1. Algorithm Par2CFB


Input: Parallel HCECC $\langle \mathcal{I}, L, ECCs \rangle$
Output: CFB CFB

```

1 //Create FB instances;
2 Ordered set FBs =  $\emptyset$ ;
3  $E_I' = E_I \cup \{PARI\}$ ;  $E_O' = E_O \cup \{PARO\}$ ;
4  $V_I' = V_I \cup V_L \cup V_O$ ;  $V_O' = V_L \cup V_O$ ;
5  $\alpha_I' = \alpha_I \cup \{(PARI, v_I) | v_I \in V_L \cup V_O\}$ ;
    $\alpha_O' = \alpha_O \cup \{(PARO, v_O) | v_O \in V_O\}$ ;
6  $\mathcal{T}' = \langle E_I', V_I', \alpha_I', E_O', V_O', \alpha_O' \rangle$ ;
7  $L' = \langle \emptyset, A_L \cup \{UpdateOutputs\} \rangle$ ;
8 for each  $ECC = \langle S, s_0, \lambda, T \rangle \in ECCs$  do
9    $S' = S$ ;  $s'_0 = s_0$ ; Initialize  $\lambda', T'$ ;
10  for each  $s \in S$  do
11     $\lambda'(s) = \lambda(s) \oplus \{UpdateOutputs, PARO\}$ ;
12     $T'(s) = T(s)$ ;
13    if there is no transition  $s \xrightarrow{1} s_1$  then
14      Loop state  $s_1$ ;  $S' = S' \cup \{s_1\}$ ;
15       $\lambda'(s_1) = \{UpdateOutputs, PARO\}$ ;
16       $T'(s) = T'(s) \oplus \{s \xrightarrow{1} s_1\}$ ;
17       $T'(s_1) = \{s_1 \xrightarrow{e,b} s_1 | s \xrightarrow{e,b} s_1\}$ ;
18    end
19  end
20   $ECC' = \langle S', s'_0, \lambda', T' \rangle$ ;  $BFB' = \langle \mathcal{T}', L', ECC' \rangle$ ;
21   $fb = \langle name_i, BFB' \rangle$ ;  $FBs = FBs \oplus \{fb\}$ ;
22 end
23 //Create connections;
24  $n = |FBs|$ ;  $C_{events} = \emptyset$ ;  $C_{var} = \emptyset$ ;
25 for each  $i \in [1, n]$  do
26   Select the  $i$ -th FB instance  $fb_i \in FBs$ ;
27    $C_{events} = C_{events} \cup \{(e_I \mapsto fb_i.e_I) | e_I \in E_I\}$ ;
28    $C_{events} = C_{events} \cup \{(fb_i.e_O \mapsto e_O) | e_O \in E_O\}$ ;
29   if  $i = 1$ :  $C_{var} = C_{var} \cup \{(v_I \mapsto fb_i.v_I) | v_I \in V_I\}$ ;
30   if  $i = n$ :  $C_{var} = C_{var} \cup \{(fb_i.v_O \mapsto v_O) | v_O \in V_O\}$ ;
31   if  $i < n$  then  $fb_j = fb_{i+1}$  else  $fb_j = fb_1$ ;
32    $C_{events} = C_{events} \cup \{(fb_i.PARO \mapsto fb_j.PARI)\}$ ;
33    $C_{var} = C_{var} \cup \{(fb_i.v_L \mapsto fb_j.v_L | v_L \in V_L\}$ ;
34    $C_{var} = C_{var} \cup \{(fb_i.v_O \mapsto fb_j.v_O | v_O \in V_O\}$ ;
35 end
36 //Create CFB;
37  $FBNetwork = \langle FBs, C_{events}, C_{var} \rangle$ ;
38  $CFB = \langle \mathcal{I}, FBNetwork \rangle$ ;
39 return CFB;
  
```

and local variables of the parallel HCECC, and its output vari- 453
 ables correspond to all local and output variables of the parallel 454
 HCECC (line 4). \mathcal{T}' retains the input and output associations 455
 of the original HCECC. In addition, $PARI$ and $PARO$ are asso- 456
 ciated with each input and output variable of \mathcal{T}' , respectively. 457
 The local declarations L' for each instance contains no internal 458
 variables and has local versions of all algorithms of the paral- 459
 lel HCECC (line 7). A new algorithm $UpdateOutputs$ is used 460
 to ensure that each basic block instance propagates output data 461
 forward in every tick. 462

Events $PARI$ and $PARO$ replicate the communication 463
 between the ECCs of the parallel HCECC (using internal 464



F8:1 Fig. 8. Parallel ECCs equivalent to refinement in Fig. 5(b)

465 variables) in the (to be created) CFB network by explicit propa-
 466 gation of data between the corresponding instances. Each
 467 instance emits *PARO* every tick, forcing an update of all out-
 468 put variables using algorithm *UpdateOutputs* (line 11). The
 469 *PARO* output of a FB instance is connected to the *PARI* input
 470 of the *next* FB instance in the network (lines 31–35), allowing
 471 a forward propagation of data from each instance.

472 Each ECC in the HCECC is converted into an ECC' of a
 473 corresponding BFB instance BFB' (lines 8–22). ECC' initially
 474 contains the same states and initial state as ECC (line 9) and
 475 each state s from ECC retains all original actions and transi-
 476 tions in ECC', but also has two new actions—the execution of
 477 the algorithm *UpdateOutputs* and the emission of the event
 478 *PARO* for forward data propagation.

479 Lines 13–18 create additional *loop* states in ECC. Loop states
 480 are needed to ensure that in any tick, if none of the origi-
 481 nal transitions inherited by the current state in ECC' are taken,
 482 a transition to a loop state will ensure that the instance will
 483 still correctly propagate variable values through the network by
 484 doing actions *UpdateOutputs* and *PARO*. Therefore, for every
 485 state s that does not have an always-true transition (line 13),
 486 a corresponding loop state s_l in ECC' is introduced (line 14).
 487 Also, each state has an additional always-true but lowest pri-
 488 ority transition to its corresponding loop state (line 16). The loop
 489 state itself has the same transitions as its corresponding state s
 490 (line 17).

491 *Creation of connections:* The event and variable connections
 492 for each FB instance are created as follows (the i th FB instance
 493 in FBs is noted as fb_i).

- 494 1) All input/ output events of the CFB interface \mathcal{I} are con-
 495 nected to corresponding input and output events of fb_i
 496 (lines 27, 28).
- 497 2) If fb_i is the *first* or *last* FB instance in the CFB network,
 498 all input or output variables (respectively) of the HCECC
 499 interface \mathcal{I} are connected to the corresponding input or
 500 output variables (respectively) of fb_i (lines 29, 30).
- 501 3) The *PARO* output event of fb_i is connected to the *PARI*
 502 input event of the next instance fb_j (line 32). fb_j is
 503 the next instance fb_{i+1} after fb_i in FBs, or if fb_i is
 504 the last element of FBs, then fb_j is the first element
 505 fb_1 of FBs (line 31). For example, in Fig 7, *PARO* of
 506 *ParallelECC1* connects to *PARI* of *ParallelECC2* and
 507 *PARO* of *ParallelECC2* connects to *PARI* of instance
 508 *ParallelECC1*. The output variables of fb_i correspond-
 509 ing to the internal and output variables of the parallel
 510 HCECC are connected to corresponding input variables
 511 of fb_j (line 33).

Algorithm 2. Algorithm RemoveRefinement

Input: $\mathcal{I}, L = \langle V_L, A_L \rangle, ECC = \langle S, s_0, \lambda, T \rangle, s \in S, ECCs_s$
Output: Pair $(ECCs_{\triangleright}, L_{\triangleright})$

- 1 //Modify locals;
- 2 Variable set $V_{L'} = V_L \cup \{s_{\triangleright_Disabled}\}$ ($s_{\triangleright_Disabled}$ is of
 type Boolean);
- 3 Algorithm set $A_{L'} = A_L \cup \{s_{\triangleright_Enable}, s_{\triangleright_Disable}\}$;
- 4 //Create new local declarations;
- 5 $L_{\triangleright} = \langle V_{L'}, A_{L'} \rangle$;
- 6 //Create $ECCs_{\triangleright}$;
- 7 Initialize ordered set of ECCs $ECCs_{\triangleright} = \emptyset$;
- 8 //Modify ECC;
- 9 Initialize empty action map λ_0 ;
- 10 //Modify states;
- 11 **for each state** $s \in S$ **do**
- 12 **if** $s = s_{\triangleright}$ **then**
- 13 $\lambda_0(s) = \lambda(s) \oplus \{s_{\triangleright_Enable}\}$;
- 14 **end**
- 15 **else if** s_{\triangleright} has a transition (in T) to s **then**
- 16 $\lambda_0(s) = \lambda(s) \oplus \{s_{\triangleright_Disable}\}$
- 17 **end**
- 18 **else**
- 19 $\lambda_0(s) = \lambda(s)$;
- 20 **end**
- 21 **end**
- 22 $ECC_0 = \langle S, s_0, \lambda_0, T \rangle$;
- 23 $ECCs_{\triangleright} = ECCs_{\triangleright} \oplus \{ECC_0\}$;
- 24 //Modify ECCs in $ECCs_s$;
- 25 **for each** $ECC_i = \langle S_i, s_{0_i}, \lambda_i, T_i \rangle \in ECCs_s$ **do**
- 26 Create set of states $S_{\triangleright_i} = S_i \cup \{Disabled\}$;
- 27 Set state $s_{0_{\triangleright_i}} = Disabled$;
- 28 **if** $s_{\triangleright} = s_0$ **then**
- 29 $s_{0_{\triangleright_i}} = s_{0_i}$;
- 30 **end**
- 31 Initialize action map $\lambda_{\triangleright_i} = \lambda_i$;
- 32 Add $\lambda_{\triangleright_i}(Disabled) = \emptyset$;
- 33 Initialize transition function $T_{\triangleright_i} = T_i$;
- 34 **for each** $s \in S_{\triangleright_i}$ **do**
- 35 **if** $s = Disabled$ **then**
- 36 $T_{\triangleright_i}(s) = \{s \xrightarrow{1, !s_{\triangleright_Disabled}} s_{0_i}\}$;
- 37 **else**
- 38 $T_{\triangleright_i}(s) = \{s \xrightarrow{1, s_{\triangleright_Disabled}} Disabled\} \oplus T_i(s)$;
- 39 **end**
- 40 **end**
- 41 Create ECC $ECC_{\triangleright_i} = \langle S_{\triangleright_i}, s_{0_{\triangleright_i}}, \lambda_{\triangleright_i}, T_{\triangleright_i} \rangle$;
- 42 $ECCs_{\triangleright} = ECCs_{\triangleright} \oplus \{ECC_{\triangleright_i}\}$;
- 43 **end**
- 44 **return** Pair $(ECCs_{\triangleright}, L_{\triangleright})$;

A proof by induction shows that the CFB generated from 512
 Algorithm 1 has the same behavior the source parallel HCECC. 513

B. Refinement to Parallel Conversion

AlgorithmRemoveRefinement (Algorithm 2) translates 515
 the refinement of a single state in a refined HCECC into 516
 parallel ECCs. For the HCECC in Fig. 5(b), the algorithm 517

T1:1
T1:2TABLE I
HCECC AND ECC SIZE COMPARISON

No.	Benchmark	ECCs				HCECCs			
		# Basic blocks	Connections	States	Transitions	Unique blocks	Connections	States	Transitions
B1	Watch	3	21	17	24	1	0	14	20
B2	Distribution station	2	18	10	12	1	0	10	12
B3	Drill station	2	10	9	10	1	0	9	9
B4	Water monitor	4	31	16	38	3	28	16	38
B5	Cruise controller	5	32	15	42	1	0	11	38
B6	MP3player	4	22	14	24	1	0	10	15

518 produces the parallel ECCs shown in Fig. 8. The algorithm
 519 executes as follows. Lines 1–5 of Algorithm 2 modify the local
 520 declarations, adding a new internal variable ($s_{\triangleright_Disabled}$)
 521 and two new algorithms (lines 2–3). The new algorithms
 522 ($s_{\triangleright_Enable}$, $s_{\triangleright_Disable}$) clear and set the $s_{\triangleright_Disabled}$ vari-
 523 able respectively.

524 The first step in constructing the set $ECC_{S_{\triangleright}}$ of parallel ECCs
 525 involves modifying the main ECC (lines 8–22). An algo-
 526 rithm $s_{\triangleright_Enable}$ is added to the actions of s_{\triangleright} (line 13), so
 527 that whenever state s_{\triangleright} is reached, the variable $s_{\triangleright_Disabled}$
 528 is cleared (allowing refining ECCs to execute). Similarly, in
 529 every state s to which s_{\triangleright} has an outgoing transition, an algo-
 530 rithm $s_{\triangleright_Disable}$ is added to the actions to set the variable
 531 $s_{\triangleright_Disabled}$ and to stop the refining ECCs from executing.
 532 For example, for the parallel ECCs in Fig. 8, the action map of
 533 the first ECC is changed as follows. $\lambda_0(\text{Start})$ takes the value
 534 $\{\text{RefinedState_Disable}\}$, and $\lambda_0(\text{RefinedState})$ takes the
 535 value $\{\text{RefinedState_Enable}, X\}$, where X was part of the
 536 original refined HCECC. The modified main ECC is inserted as
 537 the first element into the set $ECC_{S_{\triangleright}}$. It, therefore, executes first,
 538 and may enable or disable other ECCs.

539 Lines 24–43 modify each refining ECC, adding a new state
 540 Disabled (line 26) to model the disabled behavior when the
 541 refined ECC is not in state s_{\triangleright} . Fig. 8 shows the Disabled state
 542 for each of the modified refining ECCs (Para1 and Para2).
 543 Disabled is set as the initial state of each refining ECC (line
 544 27). However, if the refined state s_{\triangleright} is the initial state of the
 545 refined ECC, refining ECCs' original initial states are retained
 546 (line 29). The modified refining ECC states retain their actions
 547 from the original refining ECC (line 31) and state Disabled has
 548 no actions (line 32).

549 The transition function for the modified refining ECC retains
 550 all original transitions (line 33). New transitions are added
 551 to model the enabled/disabled behavior, based on the value
 552 of the variable $s_{\triangleright_Disabled}$. All states have a highest pri-
 553 ority transition to Disabled when $s_{\triangleright_Disabled}$ is true (line
 554 38). Disabled has a single outgoing transition to the origi-
 555 nal initial state of the refining ECC (line 36). For exam-
 556 ple, each state in ECC Para1 in Fig. 8 has a transition
 557 to Disabled when $\text{RefinedState_Disabled}$ is true, and
 558 Disabled has a transition to the original initial state S1 when
 559 $\text{RefinedState_Disabled}$ is false. Finally, line 41 constructs
 560 the modified refining ECC and adds it to $ECC_{S_{\triangleright}}$ on line 42.
 561 After all refining ECCs have been processed in this way, line
 562 44 returns $ECC_{S_{\triangleright}}$ and modified local declarations L_{\triangleright} .

563 A refined HCECC containing multiple (m) refined states is
 564 transformed into a parallel HCECC by applying Algorithm 2

TABLE II
DEVELOPMENT TIME (TIME IN MINUTES)

No.	Developer A		Developer B		Developer C	
	ECCs	HCECCs	ECCs	HCECCs	ECCs	HCECCs
B1	8	4	11	7	53	40
B2	5	3	14	10	50	34
B3	4	2	9	4	30	18
B4	11	10	23	20	70	45
B5	12	6	19	10	43	25
B6	8	3	20	9	35	16

565 m times (once for each refined state). HCECCs with nested
 566 refinement are processed in a depth-first fashion starting from
 567 the inner-most HCECC, until the block is reduced to a refined
 568 HCECC with only single-level refinement. A proof of sound-
 569 ness of the proposed transformations can be done by induc-
 570 tion, showing equivalence between the execution of a refined
 571 HCECC, the corresponding parallel HCECC, and the corre-
 572 sponding IEC 61499 program, under the proposed synchronous
 573 semantics.


VI. RESULTS

574 A qualitative and quantitative evaluation of HCECCs was
 575 done using the Auckland Function Block Benchmark [24],
 576 which contains designs varying in size and complexity of algo-
 577 rithms. Each benchmark was reimplemented using HCECCs,
 578 and subsequently compared to the original model. All bench-
 579 marks are available at <http://tinyurl.com/hcecc2015>.


580 Table I compares the sizes of the standard and HCECC ver-
 581 sions of each benchmark. Columns 2–5, respectively, show the
 582 numbers of basic blocks, connections, states and transitions
 583 in the standard version. Columns 5–8, respectively, show the
 584 numbers of blocks, connections, states, and transitions in the
 585 HCECC version. For each benchmark, the size of the HCECC
 586 version was either smaller than or the same as the standard
 587 version. Most compression was achieved when refinement was
 588 used because enforcing refinement-like hierarchy in standard
 589 function blocks requires many more transitions and states.

590 Table II shows the times taken by three developers to develop
 591 the benchmarks shown in Table I. Developer A was an expert
 592 in HCECC design, developer B had some experience with
 593 statecharts and a working knowledge of IEC 61499, and devel-
 594 oper C was completely new to both HCECCs and IEC 61499.
 595 Overall, all developers took significantly lesser amount of time
 596 to develop HCECCs. While these results are promising, a wider
 597 usability study is beyond the scope of this paper.
 598

T2:1
T2:2



F9:1 Fig. 9. Multilevel refinement example.



F10:1 Fig. 10. Benchmark code size comparison.

599 HCECCs can model complex behaviors that cannot be easily
 600 created in standard function blocks. Fig. 9 shows the HCECC
 601 for a conveyor controller (algorithms omitted for readability).
 602 This model may react to up to three different events in a single
 603 tick. Modeling such behaviors using standard (flat) ECCs
 604 results in exponentially more states and transitions, requires
 605 extra effort in creating multiple blocks and connecting them,
 606 and takes longer to design and maintain.

607 We extended the function block compiler (FBC) [7] to create
 608 FBC-HCECC, a compiler to compile HCECCs into C code
 609 using the proposed synchronous semantics. Fig. 10 compares
 610 code sizes produced by FORTE v1.7.1, FBRT v20081003,
 611 FBC, and FBC-HCECC. For FBRT code, the Java virtual
 612 machine (JVM) size was removed for a fair comparison. Code
 613 generated by FBC-HCECC was on average 1.18 times smaller
 614 than FBC, which in turn produced much smaller code than
 615 FORTE and FBRT. In some cases, like benchmark B4, FBC-
 616 HCECC generated code was 1.70 times smaller than FBC. The
 617 reduction in code size comes from HCECCs allowing the same
 618 functionality within smaller models, as per Table I.

619 Code for each benchmark from different compilers was run
 620 on a windows PC with an Intel Core i7 920 processor and 18GB
 621 RAM. Java v7 (JDK and JRE) was used to compile and run
 622 FBRT-generated code. 4DIAC and FBDK front-ends were used
 623 to design and run FORTE and FBRT programs, respectively. C
 624 code from FBC and FBC-HCECC was compiled using Visual
 625 Studio’s C compiler with the -O2 optimization switch. Each

program was then executed with a common test-file containing
 a sequence of one million input vectors. Each vector contained
 a random event and random values for variables. A comparison
 of the execution times is shown in Table III. FBC-HCECC
 programs executed 1.3 to 3.1 times faster than FBC programs,
 with an average speedup of 2.3 possibly due to smaller model
 sizes. FBC-HCECC programs ran on average 3.8 and 42.7
 times faster than FBRT and FORTE programs, which required
 additional runtimes.

Overall, HCECCs enable more compact designs that are
 faster to develop, smaller in code size, and execute faster
 than standard IEC 61499 designs. A side-effect of using the
 proposed semantics is that a fixed ordering of blocks within
 composite blocks (and also parallel and refined HCECCs) must
 be defined. The FBC-HCECC compiler uses the ordering as
 per XML descriptions, which is standard practice. Designers
 can change this ordering by editing the XML descriptions.
 HCECCs can increase cohesion and reduce coupling between
 blocks in some cases, such as exceptional handling scenarios.
 However, it is possible to misuse this framework and integrate
 loosely coupled blocks, reducing maintainability.

VII. CONCLUSION

This paper introduces HCECCs, consisting of hierarchical
 and concurrent operators for IEC 61499 ECCs, inspired
 by statecharts. Refined HCECCs efficiently model exception
 handling and other hierarchical behaviors, whereas parallel

TABLE III
 PERFORMANCE COMPARISON (TIME IN MILLI-SECONDS)

	FORTE	FBRT	FBC ECC	FBC HCECC
B1	1962.6	77.0	75.0	24.0
B2	1532.0	120.4	68.2	30.0
B3	387.0	56.3	44.0	19.0
B4	1928.4	214.5	83.0	33.0
B5	877.0	130.0	64.0	27.8
B6	1251.2	144.7	123.0	96.0

T3:1
 T3:2

647

648
 649
 650
 651

652 HCECCs simplify the modeling of concurrent processes and
 653 enable the monitoring of simultaneous events in a single block.
 654 A synchronous semantics for IEC 61499 and HCECCs is
 655 proposed under which HCECCs can be translated to CFBs.
 656 Benchmarking results show that HCECCs provide reduced
 657 model sizes, which helps reduce development time, com-
 658 piled code size, and execution time. Future directions include
 659 using HCECCs under other IEC 61499 semantics, optimiz-
 660 ing HCECC to network translation, studying how HCECCs
 661 affect cohesion and coupling as well as code maintainability
 662 or reusability, and providing tool-support for HCECCs.

REFERENCES

- 664 [1] J. H. Christensen, T. Strasser, A. Valentini, V. Vyatkin, and A. Zoitl, "The
 665 IEC 61499 function block standard: Overview of the second edition," *ISA*
 666 *Autom. Week*, vol. 6, 2012.
- 667 [2] V. Vyatkin, "IEC 61499 as enabler of distributed and intelligent automa-
 668 tion: State-of-the-art review," *IEEE Trans. Ind. Informat.*, vol. 7, no. 4,
 669 pp. 768–781, Nov. 2011.
- 670 [3] IEC, *Committee Draft for Vote: IEC 61499-1: Function Block-Part 1*
 671 *Architecture*. Geneva, Switzerland: IEC, 2004.
- 672 [4] A. Zoitl and H. Prahofer, "Guidelines and patterns for building hierar-
 673 chical automation solutions in the IEC 61499 modeling language," *IEEE*
 674 *Trans. Ind. Informat.*, vol. 9, no. 4, pp. 2387–2396, Nov. 2013.
- 675 [5] D. Harel, "Statecharts: A visual formalism for complex systems," *Sci.*
 676 *Comput. Programm.*, vol. 8, no. 3, pp. 231–274, Jun. 1987.
- 677 [6] J. Kim, I. Kang, J.-Y. Choi, and I. Lee, "Timed and resource-oriented
 678 statecharts for embedded software," *IEEE Trans. Ind. Informat.*, vol. 6,
 679 no. 4, pp. 568–578, Nov. 2010.
- 680 [7] L. H. Yoong, P. S. Roop, V. Vyatkin, and Z. Salcic, "A synchronous
 681 approach for IEC 61499 function block implementation," *IEEE Trans.*
 682 *Comput.*, vol. 58, no. 12, pp. 1599–1614, Dec. 2009.
- 683 [8] M. Di Natale, Q. Zhu, A. Sangiovanni-Vincentelli, and S. Tripakis,
 684 "Optimized implementation of synchronous models on industrial LTTA
 685 systems," *J. Syst. Archit.*, vol. 60, no. 4, pp. 315–328, 2014.
- 686 [9] M. Bonfè, C. Fantuzzi, and C. Secchi, "Design patterns for model-based
 687 automation software design and implementation," *Control Eng. Pract.*,
 688 vol. 21, no. 11, pp. 1608–1619, 2013.
- 689 [10] J.-P. Talpin *et al.*, "Formal verification of synchronous data-flow program
 690 transformations toward certified compilers," *Front. Comput. Sci.*, vol. 7,
 691 no. 5, pp. 598–616, 2013.
- 692 [11] R. Nakamura, F. Arakawa, and M. Edahiro, "Simple one-to-one architec-
 693 ture for parallel execution of embedded control systems," in *Proc. IEEE*
 694 *Int. Conf. Cyber-Phys. Syst. Netw. Appl. (CPSNA)*, 2014, pp. 25–30.
- 695 [12] P. Gaj, J. Jasperneite, and M. Felsler, "Computer communication
 696 within industrial distributed environment—A survey," *IEEE Trans. Ind.*
 697 *Informat.*, vol. 9, no. 1, pp. 182–189, Feb. 2013.
- 698 [13] A. Girault, B. Lee, and E. A. Lee, "Hierarchical finite state machines with
 699 multiple concurrency models," *IEEE Trans. Comput.-Aided Des. Integr.*
 700 *Circuits Syst.*, vol. 18, no. 6, pp. 742–760, Jun. 1999.
- 701 [14] D. Latella, I. Majzik, and M. Massink, "Towards a formal operational
 702 semantics of UML statechart diagrams," in *Formal Methods for Open*
 703 *Object-Based Distributed Systems*. New York, NY, USA: Springer, 1999,
 704 pp. 331–347.
- 705 [15] A. Barji, N. Hagge, and B. Wagner, "Comparative study of using CNet,
 706 IEC 61499, and statecharts for behavioral models of real-time control
 707 applications," in *Proc. IEEE Conf. Emerg. Technol. Fact. Autom.*
 708 *(ETFA'06)*, 2006, pp. 750–757.
- 709 [16] D. Tikhonov, D. Schutz, S. Ulewicz, and B. Vogel-Heuser, "Towards
 710 industrial application of model-driven platform-independent PLC pro-
 711 gramming using UML," in *Proc. 40th Annu. IEEE Conf. Ind. Electron.*
 712 *Soc. (IECON'14)*, 2014, pp. 2638–2644.
- 713 [17] K. Thramboulidis, "Model-integrated mechatronics-toward a new
 714 paradigm in the development of manufacturing systems," *IEEE Trans.*
 715 *Ind. Informat.*, vol. 1, no. 1, pp. 54–61, Jan. 2005.
- 716 [18] G. D. Shaw, P. S. Roop, and Z. Salcic, "A hierarchical and concurrent
 717 approach for IEC 61499 function blocks," in *Proc. IEEE Conf. Emerg.*
 718 *Technol. Fact. Autom. (ETFA'09)*, 2009, pp. 1–8.

- [19] V. Dubinin, V. Vyatkin, and T. Pfeiffer, "Engineering of validatable
 automation systems based on an extension of UML combined with func-
 tion blocks of IEC 61499," in *Proc. IEEE Int. Conf. Robot. Autom.*
(ICRA'05), 2005, pp. 3996–4001.
- [20] V. N. Dubinin and V. Vyatkin, "Semantics-robust design patterns for IEC
 61499," *IEEE Trans. Ind. Informat.*, vol. 8, no. 2, pp. 279–290, May
 2012.
- [21] S. Andalarn, P. S. Roop, A. Girault, and C. Traulsen, "A predictable
 framework for safety-critical embedded systems," *IEEE Trans. Comput.*,
 vol. 63, no. 7, pp. 1600–1612, Jul. 2014.
- [22] F. Schumacher and A. Fay, "Formal representation of GRAFCET to auto-
 matically generate control code," *Control Eng. Pract.*, vol. 33, pp. 84–93,
 2014.
- [23] M. Sogbohossou and A. Vianou, "Formal modeling of grafkets with time
 petri nets," *IEEE Trans. Control Syst. Technol.*, vol. 23, no. 5, pp. 1978–
 1985, Sep. 2015.
- [24] L. H. Yoong, P. S. Roop, and Z. Salcic, "Implementing constrained cyber-
 physical systems with IEC 61499," *ACM Trans. Embedded Comput. Syst.*
(TECS), vol. 11, no. 4, pp. 78:1–78:22, 2012.

Roopak Sinha (S'03–M'13) received the B.E. (Hons), M.C.E., and Ph.D.
 degrees.

He has worked with INRIA, Grenoble, France, and the University of
 Auckland, Auckland, New Zealand. Currently, he is a Senior Lecturer with
 the School of Computer and Mathematical Sciences, Auckland University of
 Technology, Auckland. His research interests include next-generation formal
 frameworks for designing large-scale embedded software with application in
 industrial automation systems, Internet-of-Things, and intelligent transporta-
 tion systems.

Partha S. Roop (M'94) received the Ph.D. degree in computer science (soft-
 ware engineering) from the University of New South Wales, Sydney, NSW,
 Australia, in 2001.

He is currently an Associate Professor and is the Director of the Computer
 Systems Engineering Program, Department of Electrical and Computer
 Engineering, University of Auckland, Auckland, New Zealand. His research
 interests include the design and verification of embedded systems and exe-
 cutable biology. In particular, he is developing techniques for the design of
 embedded applications in automotive, robotics, intelligent transportation, and
 medical devices that meet functional safety standards.

Gareth Shaw received the B.E. and the Ph.D. degrees in electrical and elec-
 tronic engineering from the University of Auckland, Auckland, New Zealand,
 in 2007 and 2013, respectively.

He is a Mobile Development Team Lead with Fiserv New Zealand,
 Auckland. His research interests include design languages and their com-
 pilation, distributed systems, code generation, and complex digital system
 design.

Zoran Salcic (S'75–M'76–SM'98) received the B.E., M.E., and Ph.D. degrees
 in electrical and computer engineering from Sarajevo University, Sarajevo,
 Bosnia and Herzegovina, in 1972, 1974, and 1976, respectively.

He is a Professor of Computer Systems Engineering with the University of
 Auckland, Auckland, New Zealand. He has authored over 300 peer-reviewed
 journal and conference papers, and several books. His research interests include
 complex digital systems, custom-computing machines, embedded systems and
 their implementation, design automation tools, hardware-software co-design,
 models of computation and languages for concurrent and distributed systems,
 and cyber-physical systems.

Prof. Salcic is a Fellow of the Royal Society New Zealand. He was the
 recipient of the Alexander von Humboldt Research Award in 2010.

Matthew M. Y. Kuo received the B.E. (Hons) degree in electrical and computer
 systems engineering from the University of Auckland, Auckland, New Zealand.
 He is currently pursuing the Ph.D. degree.

He is currently involved in an industrial project focused on the Internet of
 Things with UniServices, Auckland. His research interests include synchronous
 programming, static timing analysis, and precision timed industrial automation
 systems.

719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737

738Q3
739
740Q4
741
742
743
744
745
746

747
748
749
750
751
752
753
754
755
756

757
758
759
760
761
762
763

764
765
766
767
768
769
770
771
772
773
774
775

776
777
778Q5
779
780
781
782

QUERIES

- Q1: Please provide postal code for affiliations.
- Q2: Please provide page range for Ref. [1].
- Q3: Please provide the field of study, institutional details, location, and year of all the degrees of the author Roopak Sinha.
- Q4: Please spell out the term “INRIA”.
- Q5: Please provide the institutional details of the Ph.D. degree of the author Matthew M. Y. Kuo.

IEEE
Proof