Design & Implementation of Physical Layer in FPGA Technology for Wireless Sensor Network

ResearchSpace/Manakin Repository

Show simple item record

dc.contributor.author Tsoi, Kit en
dc.contributor.author Berber, Stevan en
dc.contributor.editor Mladenov, V en
dc.contributor.editor Tashev, T en
dc.contributor.editor Kolka, Z en
dc.contributor.editor Pulkov, V en
dc.contributor.editor Bekjarski, A en
dc.contributor.editor Christofilakis, V en
dc.coverage.spatial Rhodes, Greece en
dc.date.accessioned 2017-08-02T23:07:55Z en
dc.date.issued 2013-07-16 en
dc.identifier.citation 17th WSEAS International Conference on Communications (part of CSCC '13), Rhodes, Greece, 16 Jul 2013 - 19 Jul 2013. Editors: Mladenov V, Tashev T, Kolka Z, Pulkov V, Bekjarski A, Christofilakis V . Recent Advances in Telecommunications and Circuit Design. WSEAS. 122-127. 16 Jul 2013 en
dc.identifier.isbn 978-960-474-310-0 en
dc.identifier.issn 1790-5117 en
dc.identifier.uri http://hdl.handle.net/2292/34717 en
dc.description.abstract This paper presents a mathematical model of a low power consumption transceiver and its FPGA design based on the DSSS BPSK modulation. To analyse the performance of the designed system, a mathematical model of the communication environment is developed. The system is analysed assuming the presence of AWGN and Rayleigh flat fading in the channel. The proposed transceiver is simulated according to this theoretical model. The proposed transceiver is then implemented on a hardware level using FPGA technology and the VHDL hardware description language. The resulting system is analysed using models of the environment, and produced satisfactory performances. It was shown that the BER characteristics of the designed system match very well with simulation and theory. en
dc.description.uri http://www.wseas.org/cms.action?id=4396 en
dc.publisher WSEAS en
dc.relation.ispartof 17th WSEAS International Conference on Communications (part of CSCC '13) en
dc.relation.ispartofseries Recent Advances in Telecommunications and Circuit Design en
dc.rights Items in ResearchSpace are protected by copyright, with all rights reserved, unless otherwise indicated. Previously published items are made available in accordance with the copyright policy of the publisher. en
dc.rights.uri https://researchspace.auckland.ac.nz/docs/uoa-docs/rights.htm en
dc.title Design & Implementation of Physical Layer in FPGA Technology for Wireless Sensor Network en
dc.type Conference Item en
pubs.begin-page 122 en
dc.rights.holder Copyright: WSEAS en
pubs.author-url http://www.wseas.org/wseas/cms.action?id=5628 en
pubs.end-page 127 en
pubs.finish-date 2013-07-19 en
pubs.start-date 2013-07-16 en
dc.rights.accessrights http://purl.org/eprint/accessRights/RestrictedAccess en
pubs.subtype Proceedings en
pubs.elements-id 626346 en
pubs.org-id Engineering en
pubs.org-id Department of Electrical, Computer and Software Engineering en
pubs.record-created-at-source-date 2017-05-19 en


Full text options

Find Full text

This item appears in the following Collection(s)

Show simple item record

Share

Search ResearchSpace


Advanced Search

Browse