dc.contributor.author |
Li, Enyou |
en |
dc.contributor.author |
Thomborson, Clark |
en |
dc.date.accessioned |
2009-06-16T01:52:59Z |
en |
dc.date.available |
2009-06-16T01:52:59Z |
en |
dc.date.issued |
1998 |
en |
dc.identifier.citation |
Proceedings of the 1998 IEEE International Conference on Computer Design, Austin, TX, USA, 376-383. (1998) |
en |
dc.identifier.uri |
http://hdl.handle.net/2292/4403 |
en |
dc.description |
An open access copy of this article is available and complies with the copyright holder/publisher conditions. |
en |
dc.description.abstract |
We extend prior research by Saavedra and Smith on designing microbenchmarks to measure data cache parameters. Unlike Saavedra and Smith, we measure the parameters by characterizing read accesses separately from write accesses; and we do not assume that the address mapping function is a bit-selection. We can measure the cache capacity C, block size b, and associativity a; we can measure the cache-hit access time and penalty for read and write; we can determine whether a cache allocates on write; we can detect write-back and write-through policies. We present experimental results for two CPU/cache structures, a 200 MHz Pentium with MMX and a 180 MHz Pentium Pro |
en |
dc.publisher |
IEEE |
en |
dc.relation.ispartof |
Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors |
en |
dc.rights |
Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. Items in ResearchSpace are protected by copyright, with all rights reserved, unless otherwise indicated. Previously published items are made available in accordance with the copyright policy of the publisher. |
en |
dc.rights.uri |
https://researchspace.auckland.ac.nz/docs/uoa-docs/rights.htm |
en |
dc.title |
Data cache parameter measurements |
en |
dc.type |
Conference Paper |
en |
dc.subject.marsden |
Fields of Research::290000 Engineering and Technology |
en |
dc.identifier.doi |
10.1109/ICCD.1998.727077 |
en |
pubs.begin-page |
376-383. |
en |
dc.description.version |
VoR - Version of Record |
en |
dc.rights.holder |
Copyright IEEE |
en |
dc.rights.accessrights |
http://purl.org/eprint/accessRights/OpenAccess |
en |