Investigating how hardware architectures are expressed in high-level languages for an SKA algorithm
Login
University Home
→
Library
JavaScript is disabled for your browser. Some features of this site may not work without it.
Investigating how hardware architectures are expressed in high-level languages for an SKA algorithm
Sherwin, Krystine Dawn
;
Stappers, Ben
;
Thiagaraj, Prabu
;
Wang, Kevin I-Kai
;
Sinnen, Oliver
Identifier:
http://hdl.handle.net/2292/48054
Issue Date:
2018-01-01
Reference:
Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018. 305-308. 01 Dec 2018
Rights:
Copyright: IEEE
Rights (URI):
https://researchspace.auckland.ac.nz/docs/uoa-docs/rights.htm
Rights (URI):
https://www.ieee.org/publications/rights/author-posting-policy.html
Show full item record
Files in this item
Name:
FPT18-camera.pdf
Size:
211.0Kb
Format:
PDF
Description:
Accepted version
DOI:
10.1109/FPT.2018.00059
Related URL:
http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000491322000051&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=6e41486220adb198d0efde5a3b153e7d
This item appears in the following Collection(s)
Conference Items
[4368]
Share
Search ResearchSpace
Search ResearchSpace
This Collection
Browse
All of ResearchSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
Statistics
View Usage Statistics