Suitability of recent hardware accelerators (DSPs, FPGAs, and GPUs) for computer vision and image processing algorithms

Suitability of recent hardware accelerators (DSPs, FPGAs, and GPUs) for computer vision and image processing algorithms

Haji Rassouliha, Amir ; Taberner, Andrew ; Nash, Martyn ; Nielsen, Poul
Identifier: http://hdl.handle.net/2292/49660
Issue Date: 2018-10-01
Reference: SIGNAL PROCESSING-IMAGE COMMUNICATION 68:101-119 01 Oct 2018
Rights: Copyright: 2018 Elsevier B.V. All rights reserved.
Rights (URI): https://researchspace.auckland.ac.nz/docs/uoa-docs/rights.htm
Rights (URI): https://www.elsevier.com/about/policies/sharing

Show full item record

Files in this item

Icon
Size: 306.4Kb
Format: PDF
Description: Accepted version
Icon
DOI: 10.1016/j.image.2018.07.007
Icon
Related URL: http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=WOS:000447572100009&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=6e41486220adb198d0efde5a3b153e7d
Find Full text

This item appears in the following Collection(s)

Share

Search ResearchSpace


Browse

Statistics