A Network-on-Chip simulation framework

Abstract

Network-on-Chip (NoC) interconnection is expected to have a promising future for Multi-Processor-System-on-Chip scalability and performance. In order to explore NoC platforms at higher level of abstraction we have developed highly parameterized building blocks for NoC modeling using SystemC. The building blocks have been built using OCP-IP wrappers so heterogeneous cores can be easily mapped. Packet based worm-hole switching for communication has been chosen for NoC communication. Minimal path routing algorithm has been adopted for routing of this communication. Simulation results show that 26 cycles are required for end-to-end packet delivery of size 3 flits in a 4x4 mesh network. Using these tools various case studies on NoC can be explored by adding some additional elements. Issues such as cache coherency and memory consistency in NoC can create bottleneck in development of NoC based systems. This opens research challenges and opportunities since conventional approaches cannot be applied directly. Some generic scenarios are created using these simulation tools that highlights these issues. By adding some additional information such as coherency flits and synchronization flits the above mentioned issues can be addressed. A two dimensional 2x2 mesh in NoC based system is for this purpose.